K32L3A60VPJ1AT

176 VFBGA 9 x 9 x 1 mm Pitch 0.5 mm

K32L3A

72 MHz Arm® Cortex®-M0+/M4F Dual Core Microcontroller with up to 1280 KB Flash and 384 KB SRAM

The K32L3A family of devices is an ultra-low-power, dual core solution ideal for applications that require a high performance Cortex-M4F processor to run the application and an efficient Cortex-M0+ to run low power operations such as sensor data collection and perform low level operations that don't need the full power of the M4 core.

Core Processor

- Arm Cortex-M4F core up to 72 MHz (high-speed run up to 72 MHz) for application code
- Arm Cortex-M0+ core up to 72 MHz (high-speed run up to 72 MHz) for low power operations

Memories

- 1.25 MB program flash memory, 1 MB on the M4F domain and 256 KB on the M0+ domain
- 384 KB SRAM, 256 KB on the M4F domain and 128 KB on the M0+ domain
- 48 KB ROM with built-in bootloader
- 32 B system register file and 32 B RTC register file
- External bus interface (FlexBUS) for off-chip memory expansion

Clocks

- Low-Power Frequency-Locked Loop (LPFLL)
 - Range 1: 48 MHz
 - Range 2: 72 MHz
- Internal Resistance-Capacitance Oscillators (IRCs)
 - Fast-Speed IRC (48, 52, 56, 60 MHz)
 - Slow-Speed IRC (8 MHz or 2 MHz)
 - Low Power Oscillator (LPO 1 kHz)
- Real Time Clock Oscillator (RTCOSC)
- System Clock Generation

System

- Dual Direct Memory Access (DMA) controllers with asynchronous capability
 - M4F: 16 channels, 64 inputs per channel
 - M0+: 8 channels, 32 inputs per channel

Timers

- 2 x 6 ch., 2 x 2 ch. Timer PWM Modules (TPM)
- 2 x 4 ch. Low Power Programmable Interrupt Timer (LPIT)
- 3 Low Power Timer (LPTMR)
- Real Time Clock (RTC)
- One 56-bit Time stamp

Security and Integrity

- 80-bit unique identification number per chip
- · Advanced Flash security and access control
- 16-bit or 32-bit Hardware CRC with programmable generator polynomial
- Low-power Cryptographic Acceleration Unit (CAU3) supporting AES128/196/256, DES/ 3DES, SHA 256, RSA and ECC PK-256/ Curve25519
- True Random Number Generator
- Up to 4 active anti-tamper detection pins

Analog

- 1 x 12-bit single ended low-power ADC
- 2 x Low power comparator (LPCMP) each containing a 6-bit DAC and programmable reference input
- 1 x 12-bit low power digital-to-analog converter (LPDAC)
- 1 x 1.2V/2.1V dual-range VREF

Peripherals

 1 x Universal Serial Bus (USB) 2.0 Full Speed (FS) controller with integrated hardware transceiver, 5 V regulator and 2 KB USB RAM



NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

- Two internal Watchdog and one external Watchdog Monitor
- · Low-leakage wakeup unit
- JTAG and Serial Wire Debug, version 2.0, programming and debug interface with multi-drop capability
- Trace Features for M4F
 - Cross Trigger Interface
 - Embedded Trace Macrocell
 - Trace Port Interface Unit
- Trace Features for M0+
 - Cross Trigger Interface
 - Micro Trace Buffer
 - Breakpoint and Watchpoint Unit
- Nested Vectored Interrupt Controller
- Memory Protection Unit
- Extended Resource Domain Controller

Power Management

- Bypass mode: 1.71 V to 3.6 V
- Buck DC-DC converter: 2.1 V to 3.6 V
- Core voltage bypass: 1.14 V to 1.45 V direct supply to core, bypassing internal regulator
- Independent VDDIO1 and VDDIO2 supply: 1.71 V to 3.6 V
- Independent VBAT(RTC): 1.71 V to 3.6 V

- 1 x 32 ch. FlexIO supporting emulation of UART, I2C, SPI, I2S, Camera IF, LCD RGB, PWM/Waveform generation
- 4 x low power UART (LPUART)
- 4 x low power I2C (LPI2C) modules supporting up to 1 Mbps
- 4 x 16-bit low power SPI (LPSPI) supporting up to 24 Mbps
- 1 x EMVSIM module supporting supporting ISO-7816 protocol
- 1 x Serial Audio Interface (SAI) with support for I2S and AC'97
- 1 x Secure Digital Hardware Controller (uSDHC)

I/O

• 104 General-purpose input/output pins (GPIO)

Packages

 176 VFBGA 9mm x 9mm x 0.86mm, 0.5mm pitch, -40 °C to 105 °C

Related resources

Туре	Description
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.

Table of Contents

1	Ord	ering info	ormation	5
2	Ove	rview		5
	2.1	System	features	6
		2.1.1	Arm Cortex-M0+ core	7
		2.1.2	Arm Cortex-M4 core	7
		2.1.3	NVIC	7
		2.1.4	AWIC	8
		2.1.5	Memory	9
		2.1.6	Reset and boot	10
		2.1.7	ROM bootloader	12
		2.1.8	Clock options	13
		2.1.9	Security	18
		2.1.10	Power management	18
		2.1.11	LLWU	24
		2.1.12	Debug controller	28
		2.1.13	INTMUX	28
		2.1.14	FlexBus	28
		2.1.15	Watch dog	29
		2.1.16	EWM	29
		2.1.17	XRDC	30
		2.1.18	MU	31
		2.1.19	SEMA42	31
		2.1.20	TRGMUX	32
	2.2	Periphe	ral features	33
		2.2.1	MSMC	33
		2.2.2	CRC	33
		2.2.3	LPDAC	34
		2.2.4	eDMA and DMAMUX	34
		2.2.5	EMV SIM	36
		2.2.6	FlexIO	37
		2.2.7	LPADC	37
		2.2.8	LPCMP	38
		2.2.9	LPI2C	39
		2.2.10	LPIT	40
		2.2.11	LPSPI	41
		2.2.12	LPTMR	42
		2.2.13	LPUART	42
		2.2.14	RTC	43
		2.2.15	I2S	44
		2.2.16	uSDHC	44
		2.2.17	ТРМ	45
		2.2.18	TRNG	46
		2.2.19	USB	46
		2.2.20	VREF	47
		2.2.21	TSTMR	47
		2.2.22	CAU3	48
	2.3	Memory	/ map	48
3	Pind		•	
	3.1		ofamily pinout	
	3.2		perties	

	3.3	Module	signal description Tables	69
		3.3.1	Core modules	69
		3.3.2	System modules	.70
		3.3.3	Memories and memory interfaces	71
		3.3.4	Clock modules	.72
		3.3.5	Communication interfaces	.72
		3.3.6	Analog	79
		3.3.7	Human-machine interfaces (HMI)	.79
		3.3.8	Timer modules	. 80
		3.3.9	Security modules	. 82
	3.4	Pinouts	diagram	.82
	3.5	Package	e dimensions	.83
4	Elec	ctrical cha	aracteristics	.84
	4.1	Termino	logy and guidelines	. 84
		4.1.1	Definitions	.85
		4.1.2	Examples	.85
		4.1.3	Typical-value conditions	86
		4.1.4	Relationship between ratings and operating	
			requirements	.86
		4.1.5	Guidelines for ratings and operating	
			requirements	.87
	4.2	Ratings.		.87
		4.2.1	Thermal handling ratings	. 87
		4.2.2	Moisture handling ratings	88
		4.2.3	ESD handling ratings	. 88
		4.2.4	Voltage and current operating ratings	88
	4.3	General		. 89
		4.3.1	AC electrical characteristics	89
		4.3.2	Nonswitching electrical specifications	90
		4.3.3	Switching specifications.	.108
		4.3.4	Thermal specifications	.111
	4.4	Peripher	ral operating requirements and behaviors	
		4.4.1	Core modules	
		4.4.2	System modules	. 116
		4.4.3	Clock modules	. 117
		4.4.4	Memories and memory interfaces	120
		4.4.5	Security and integrity modules	
		4.4.6	Analog	
		4.4.7	Timers	.137
		4.4.8	Communication interfaces	. 137
		4.4.9	DC-DC Converter Recommended Electrical	
			Characteristics	. 153
5	Des	ign consi	iderations	.154
		-	re design considerations	
		5.1.1	Printed circuit board recommendations	
		5.1.2	Power delivery system	
		5.1.3	Analog design	
		5.1.4	Digital design	
		5.1.5	Crystal oscillator	
	5,2		e considerations	

3

6 Part identification1	60
6.1 Part number format1	60

1 Ordering information

The following table summarizes the part numbers of the devices covered by this document.

Produ	Me	emory	Pac	kage	
Part Number	Marking	Flash (MB)	SRAM (KB)	Pin Count	Package
K32L3A60VPJ1AT	K32L3A60VPJ1AT	1.25	384	176	VFBGA

Table 1. Ordering information

2 Overview

The following figure shows the system diagram of this device



Note: When a core needs access the other AXBS domain resources, the corresponding MUx_CCR[CLKE] bit must be set. AXBS keeps active even if another core enters low power mode (and CPO).

Figure 1. System diagram

The crossbar switch connects bus masters and slaves using a crossbar switch structure. This structure allows up to four bus masters to access different bus slaves simultaneously for AXBS1 and up to six for AXBS0, while providing arbitration among the bus masters when they access the same slave.

2.1 System features

The following sections describe the high-level system features.

2.1.1 Arm Cortex-M0+ core

The enhanced Arm Cortex M0+ is the member of the Cortex-M series of processors targeting microcontroller cores focused on very cost sensitive, low power applications. It has a single 32-bit AMBA AHB-Lite interface and includes an NVIC component. It also has hardware debug functionality including support for simple program trace capability. The processor supports the Arm v6-M instruction set (Thumb) architecture including all but three 16-bit Thumb opcodes (52 total) plus seven 32-bit instructions. It is upward compatible with other Cortex-M profile processors.

This device supports hardware divider (MMDVSQ) when CM0+ core is working.

2.1.2 Arm Cortex-M4 core

The Cortex M4 processor is based on the Armv7 Architecture and Thumb®-2 ISA and is upward compatible with the Cortex M3, Cortex M1, and Cortex M0 architectures. Cortex M4 improvements include an Armv7 Thumb-2 DSP (ported from the Armv7-A/R profile architectures) providing 32-bit instructions with SIMD (single instruction multiple data) DSP style multiply-accumulates and saturating arithmetic.

2.1.3 NVIC

The Armv7-M exception model and nested-vectored interrupt controller (NVIC) implement a relocatable vector table supporting many external interrupts, a single non-maskable interrupt (NMI), and priority levels.

The NVIC replaces shadow registers with equivalent system and simplified programmability. The NVIC contains the address of the function to execute for a particular handler. The address is fetched via the instruction port allowing parallel register stacking and look-up. The first sixteen entries are allocated to Arm internal sources with the others mapping to MCU-defined interrupts.

2.1.4 AWIC

The primary function of the Asynchronous Wake-up Interrupt Controller (AWIC) is to detect asynchronous wake-up events in stop modes and signal to clock control logic to resume system clocking. After clock restart, the NVIC observes the pending interrupt and performs the normal interrupt or event processing.

The device uses the following internal and external inputs to the AWIC module. AWIC0 is AWIC in CM4F domain while AWIC1 is AWIC in CM0+ domain.

Wake-up source	Description
System resets	All available system resets sources are describted in SMC0 under MSMC chapter
SPM	All available interrupt in SPM, such as low/high voltage detect interrupt, low voltage detect/warnning interrupt, and etc.
Pin	PTA, PTB, PTC, PTD, PTE pin interrupts
LPUART0~3	Functional when using clock source which is active in Stop and VLPS modes
LPI2C0~3	Address match wakeup
LPSPI0~3	Slave mode interrupt
125	Functional when using an external bit clock or external master clock
EMVSIM	Any enabled interrupt can be a source as long as the module remains clocked.
USB Controller	Wakeup
Secure Digital Hardware Controller (SDHC)	Wakeup
FlexIO	Functional when using clock source which is active in Stop and VLPS modes
LPTMR0~2	Functional when using clock source which is active in Stop, VLPS and LLS/VLLS modes
TPM0~3	Functional when using clock source which is active in Stop and VLPS modes
RTC	Functional in Stop, VLPS, LLS and VLLSx modes
LPIT0/1	Any enabled interrupt can be a source as long as the module remains clocked.
Tamper detect	Interrupt
NMI	NMI is routed to CM4F or CM0+ automatically, only boot core has NMI
LPCMP0/1	Interrupt in normal or trigger mode
LPDAC	Any enabled interrupt can be a source as long as the module remains clocked.

Table 2. AWIC0 Stop and VLPS wakeup sources

Table continues on the next page ...

Wake-up source	Description
LPADC	The LPADC is functional when using internal clock source
LLWU0	Any enabled interrupt can be a source as long as the module remains clocked.
MUA	Any enabled interrupt can be a source as long as the module remains clocked.
WDOG0	Watchdog0 Interrupt

Table 2. AWIC0 Stop and VLPS wakeup sources (continued)

Table 3. AWIC1 Stop and VLPS wakeup sources

Wake-up source	Description
System resets	All available system resets sources are describted in SMC1 under MSMC chapter
PortE	PTE pin interrupts
LPUART3	Functional when using clock source which is active in Stop and VLPS modes
LPI2C03	Address match wakeup
LPSPI3	Any enabled interrupt can be a source as long as the module remains clocked.
LPTMR2	Functional when using clock source which is active in Stop, VLPS and LLS/VLLS modes
ТРМ3	Functional when using clock source which is active in Stop and VLPS modes
RTC	Functional in Stop, VLPS, LLS and VLLSx modes
LPIT1	Any enabled interrupt can be a source as long as the module remains clocked.
NMI	NMI is routed to CM4F or CM0+ automatically, only boot core has NMI
LPCMP1	Interrupt in normal or trigger mode
TRNG	TRNG has no stop wakeup capability
LLWU1	Any enabled interrupt can be a source as long as the module remains clocked.
MUB	Any enabled interrupt can be a source as long as the module remains clocked.
WDOG1	Watchdog1 Interrupt
INTMUX0~7	All other wakeup sources availabe in AWIC0 can be selected through INTMUXn. Please refer to the INTMUXn description.

2.1.5 Memory

This device has the following features:

- 384 KB of embedded RAM accessible (read/write) at CPU clock speed with 0 wait states.
- 4 KB of embedded RAM used for flash programming acceleration RAM
- The non-volatile memory is divided into two arrays
 - 2 blocks of program flash, providing 1 MB consisting of 4 KB sectors for CM4
 - 1 block of program flash, providing 256 KB consisting of 2 KB sectors for CM0+

The primary program flash memory contains an IFR space that stores default protection settings and security information.

The protection setting can protect 64 regions of the primary program flash memory and 16 regions of the secondary program flash memory from unintended erase or program operations.

The security circuitry prevents unauthorized access to RAM or flash contents from debug port.

• System register file

This device contains a 32-byte register file that is powered in all power modes.

Also, it retains contents during low power modes and is reset only during a poweron reset.

• VBAT register file

This device includes a 32-byte register file. The register file is powered by the VBAT domain and is powered in all modes as long as power is applied to the VBAT supply.

The VBAT register file is only reset during the VBAT Power-on Reset (PORVBAT) sequence.

2.1.6 Reset and boot

The following table lists all the reset sources supported by this device.

NOTE

In the following table, Y means the specific module, except for the registers, bits or conditions mentioned in the footnote, is reset by the corresponding Reset source. N means the specific module is not reset by the corresponding Reset source.

Reset	Descriptions	Modules							
sources		SPM	SIM	MSM C	LLWU	Reset pin is negated	RTC ¹	LPTMR	Others
POR reset	Power-on reset (POR)	Y	Y	Y	Y	Y	N	Y	Y
System reset	Low leakage wakeup (LLWU) reset	N ²	Y ³	N	N	Y ⁴	N	N	Y ⁵
	External pin reset (RESET_b)	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
	Computer operating properly (COP) watchdog reset	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
	Stop mode acknowledge error (SACKERR)	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
	Software reset (SW)	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
	Lockup reset (LOCKUP)	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
	MDM DAP system reset	N ²	Y ³	Y ⁶	Y	Y	N	N	Y
Debug reset	Debug reset	Ν	Y ³	Y ⁶	Y	Y	N	N	Y

Table 4.Reset source

1. The VBAT POR asserts on a VBAT POR reset source. It affects only the modules within the VBAT power domain: RTC and VBAT Register File. These modules are not affected by the other reset types.

2. Except SPM_CORESC[ACKISO], SPM_CORESC[VSEL] and SPM_CORESC[VSEL_OFFSET]

3. The SIM_SDID, SIM_RREPCR1, SIM_RREPCR2, SIM_RREPSR1, SIM_RREPSR2, SIM_FCFG2, SIM_UIDH, SIM_UIDL, registers are not affected by the reset to exit from VLLS2 or VLLS3 modes.

4. Only if RESET_b is used to wake from VLLS mode.

5. The FTFE, LPCAC and LPLMEM modules cannot be reset when chip is waken up from VLLS2 or VLLS3 modes by LLWU.

6. Except SMCx_PMCTRL and SMCx_PMSTAT of the MSMC.

The CM0+ core adds support for a programmable Vector Table Offset Register (VTOR) to relocate the exception vector table after reset. This device supports booting from:

- internal flash
- ROM

The Flash Option (FOPT) register in the Flash Memory module (FTFE_FOPT) allows the user to customize the operation of the MCU at boot time. The register contains read-only bits that are loaded from the NVM's option byte in the IFR spaces. Below is boot flow chart for this device.

Overview



Figure 2. Boot sequence

Blank chips default to boot from ROM and remap the vector table to ROM base address, otherwise, it remaps to flash address.

If booting from ROM, the device executes in boot loader mode.

2.1.7 ROM bootloader

The Kinetis bootloader is the program residing in the on-chip read-only memory (ROM) of a Kinetis microcontroller device. There is hardware logic in place at boot time that either starts execution of an embedded image available on the internal flash memory, or starts the execution of the Kinetis Bootloader from on-chip ROM.

Features supported by the Kinetis Bootloader in Kinetis ROM:

• Supports USB, LPI2C, LPSPI, and LPUART peripheral interfaces

- Automatic detection of the active peripheral
- Ability to disable any peripheral
- LPUART peripheral implements autobaud
- Common packet-based protocol for all peripherals
- Packet error detection and retransmission
- Flash-resident configuration options
- Fully supports internal flash security, including ability to mass erase or unlock security via the backdoor key
- Protection of RAM used by the bootloader while it is running
- Provides command to read properties of the device, such as flash and RAM size
- Multiple options for executing the bootloader either at system start-up or under application control at runtime
- Supports internal flash
- Supports encrypted image download
- ROM boots from either M4 (Default) or M0+ by configuring to FOPT IFR (record Index 0x84)

2.1.8 Clock options

This chip provides a wide range of sources to generate the internal clocks. These sources include internal reference clock (IRC) oscillators, external oscillators, external clock sources, ceramic resonators, and frequency-locked loop (FLL). These sources can be configured to provide the required performance and optimize the power consumption.

The IRC oscillators include the fast internal reference clock (FIRC) oscillator, the slow internal reference clock (SIRC) oscillator, and the low power oscillator (LPO).

The fast internal resistor capacitor (FIRC) oscillator generates a clock ranging between 48 MHz and 60 MHz.

The slow internal resistor capacitor (SIRC) oscillator generates clock at either 8 MHz or 2 MHz. It can serve as the low power, low speed system clock under very low power run (VLPR) mode or very low power wait (VLPW) mode. It can also be provided as clock source for other on-chip modules. The SIRC cannot be used in any VLLS modes.

The LPO generates a 1 kHz clock and default to be off in VLLS0 but can be enabled by configuring bits of SPM_CORELPCNFG[LPOEN] and SPM_CORELPCNFG[ALLREFEN].

The frequency-locked loop (FLL) can generate a clock with the frequency of 48 MHz or 72 MHz without the need of a reference (a reference clock may only be needed to trim this clock). The FLL can be used as the system clock or clock source for other on-chip modules.

The RTC oscillator supports low speed crystals (32.768 kHz) and can also support external clock on the EXTAL32 pin for use with the RTC.

For more details on the clock operations and configurations, see Reference Manual.



Figure 3. Generic clocking architecture diagram

In order to provide flexibility, many peripherals can select from multiple clock sources for operation. This enables the peripheral to select a clock that will always be available during operation in various operational modes.

The following table summarizes the clocks associated with each module.

Module Name	Bus Interface Clock	PCC Clock Gate	Peripherial Functional Clock	Clock Domain ¹	I/O Interface Clocks			
Core Modules								
Arm Cortex-M0+ Core	CORE_CLK	-	—	SCG	—			
Arm Cortex-M4 Core	CORE_CLK	-	—	SCG	-			
CM0+ TRACE	SYS_CLK	Yes	SYS_CLK	SCG	—			
CM4F TRACE	SYS_CLK	Yes	SYS_CLK, SIRC_DIV1_CLK, FIRC_DIV1_CLK, LPFLL_DIV1_CLK	PCC0	TRACE_CLK_OU T			
JTAG	NA	—	тск	—	JTAG_TCLK			
SWD	PLAT_CLK	_	SWCK	SCG ²	SWD_CLK			
		Platform	Modules	-				
CM0+ Crossbar	PLAT_CLK	—	NA	SCG	—			
CM4F Crossbar	PLAT_CLK	—	NA	SCG	—			
xRDC	PLAT_CLK	Yes	—	PCC0,PCC1	—			
SEMA42	PLAT_CLK	Yes	—	PCC0,PCC1	—			
		System	Modules	•				
MSMC_SMC0	SLOW_CLK	Yes	—	PCC0	—			
MSMC_SMC1	SLOW_CLK	Yes	—	PCC1	—			
INTMUX	BUS_CLK		—	SCG	—			
DMA0	SYS_CLK	Yes	—	PCC0	—			
DMA1	SYS_CLK	Yes	—	PCC1	—			
DMA MUX0	BUS CLK	Yes	—	PCC0	—			
DMA MUX1	BUS CLK	Yes	—	PCC1	—			
EWM	SLOW_CLK	Yes	LPO clock.	PCC0 ²	—			
LLWU0	SLOW_CLK	Yes	LPO	SCG ²	—			
LLWU1	SLOW_CLK	Yes	LPO	SCG ²	—			
MU	SLOW_CLK	Yes	—	PCC0,PCC1	—			
SPM	SLOW_CLK	Yes	—		—			
TRGMUX0	SLOW_CLK	Yes	—	SCG	—			
TRGMUX1	SLOW_CLK	Yes	—	SCG	—			
WDOG0	SLOW_CLK	Yes	LIRC, or LPO clock.	PCC0 ²	—			
WDOG1	SLOW_CLK	Yes	LIRC, or LPO clock.	PCC1 ²	—			
		Merr	nories	·				
Flash Controller (FMC)	PLAT_CLK	-	_	SCG	-			

Table 5. Clock assignments

Table continues on the next page...

	i		· · ·	,	r
Module Name	Bus Interface Clock	PCC Clock Gate	Peripherial Functional Clock	Clock Domain ¹	I/O Interface Clocks
Flash Memory (FTFE)	SLOW_CLK	_		SCG	—
FlexBus	PLAT_CLK	Yes		PCC0 ²	FB_CLKOUT/ CLKOUT
CM4F SRAM	PLAT_CLK	—	PLAT_CLK	SCG	—
CM0+ SRAM	PLAT_CLK	—	PLAT_CLK	SCG	—
		Security a	nd Integrity	•	
CAU3	SYS_CLK	Yes	—	PCC1	—
CRC	BUS_CLK	Yes	—	PCC0	—
TRNG	BUS_CLK	Yes	—	PCC1	—
		Tim	ners		
LPIT0	SLOW_CLK	Yes	SIRC_DIV3_CLK, FIRC_DIV3_CLK, LPFLL_DIV3_CLK	PCC0	-
LPIT1	SLOW_CLK	Yes	SIRC_DIV3_CLK, FIRC_DIV3_CLK, LPFLL_DIV3_CLK	PCC1	-
RTC	SLOW_CLK	Yes	RTCOSC, LPO	SCG ²	RTC_CLKOUT
LPTMR0/1	SLOW_CLK	-	SIRC_DIV3_CLK, LPO, RTCOSC	SCG ²	-
LPTMR2	SLOW_CLK	-	SIRC_DIV3_CLK, LPO, RTCOSC	SCG ²	-
LPTPM0~2	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC0 ²	TPM0~32_CLKIN
LPTPM3	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC1 ²	TPM3_CLKIN
TSTMR	SLOW_CLK	Auto	SIRC_1MHZ_CLK	SCG	—
		Communicat	ion Interfaces	L	
EMVSIM	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK , RTCOSC	PCC0	EMVSIM_CLK
FlexIO	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC0	-
LPI2C0~2	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC0	LPI2C0~2_SCL
LPI2C3	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC1	LPI2C3_SCL

Table 5. Clock assignments (continued)

Table continues on the next page...

Module Name	Bus Interface Clock	PCC Clock Gate	Peripherial Functional Clock	Clock Domain ¹	I/O Interface Clocks
12S	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK , SAI_MCLK	PCC0 ³	SAI_TX_BCLK, SAI_RX_BCLK, SAI_MCLK
uSDHC	SYS_CLK	Yes	SIRC_DIV1_CLK, FIRC_DIV1_CLK, LPFLL_DIV1_CLK , SDHC_DCLK	PCC0	SDHC_DCLK
LPSPI0~2	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC0	LPSPI0~2_SCK
LPSPI3	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC1	LPSPI3_SCK
LPUART0~2	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC0	_
LPUART3	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK	PCC1	_
USB	SYS_CLK	Yes	SIRC_DIV1_CLK, FIRC_DIV1_CLK, LPFLL_DIV1_CLK	PCC0 ²	_
USB SRAM	SIRC_DIV1_CLK, FIRC_DIV1_CLK, LPFLL_DIV1_CLK , SYS_CLK	Yes	_	PCC0 ²	_
	•	Human-Mach	ine Interfaces		·
PORTA~D	SLOW_CLK	Yes	SLOW_CLK, LPO	PCC0	—
PORTE	SLOW_CLK	Yes	SLOW_CLK, LPO	PCC1	—
RGPIOA~D	PLAT_CLK	Yes	—	PCC0	—
RGPIOE	PLAT_CLK	Yes	—	PCC1	—
		Ana	alog	•	•
LPADC	BUS_CLK	Yes	SIRC_DIV2_CLK, FIRC_DIV2_CLK, LPFLL_DIV2_CLK , LPADC Internal Clock.	PCC0	_
LPCMP0	SLOW_CLK	—	—	SCG	—
LPCMP1	SLOW_CLK	—	—	SCG	—
LPDAC	BUS_CLK	Yes	_	PCC0	_
VREF	SLOW_CLK	Yes	 	PCC0	_

1. PPC0 controls CM4F domain, and PPC1 controls CM0+ domain.

2. It is bus interface clock domain.

3. SAI_MCLK doesn't blong to PCC clock domain.

2.1.9 Security

Security state can be enabled via programming Flash IFR SEC0 (index 0x80). After enabling device security, the SWJ (SWD and JTAG) port cannot access the memory resources of the MCU, and ROM boot loader is also limited to access flash and not allowed to read out flash information via ROM boot loader commands.

Access interface	Secure state	Unsecure operation
SWJ (SWD and JTAG) port	interface	The debugger can write 1 to the System Reset Request field and Flash Mass Erase in Progress field of the MDM-AP Control register to trigger a mass erase (Erase All Blocks Unsecure) command
ROM boot loader Interface (LPUART/ LPI2C/LPSPI/USB)	Limit access to the flash, cannot read out flash content	Send "FlashEraseAllUnsecure" command or attempt to unlock flash security using the backdoor key

This device features 80-bit unique identification number, which is programmed in factory and loaded to SIM register after power-on reset.

2.1.10 Power management

These devices include on-chip LDO regulators and an on-chip DCDC converter to condition the main power supply voltage and allow for flexibility in power configurations. Three operating modes are supported: Bypass, LDO only, and DCDC (buck mode).

The SPM provides Stop (STOP), Very Low Power Stop (VLPS), Low Leakage Stop (LLS), and Very Low Leakage Stop (VLLS) configurations in Arm's Deep Sleep operational mode. In these modes, the MCU core and most of the peripherals are disabled. Depending on the requirements of the application, different portions of the analog, logic, and memory can be retained or disabled to conserve power.

The Nested Vectored Interrupt Controller (NVIC), the Asynchronous Wake-up Interrupt Controller (AWIC), and the Low Leakage Wake-Up Controller (LLWU) are used to wake up the MCU from low power states. The NVIC is used to wake up the MCU core from WAIT and VLPW modes. The AWIC is used to wake up the MCU core from STOP and VLPS modes. The LLWU is used to wake up the MCU core from LLS and VLLS modes. For additional information regarding operational modes, power management, the NVIC, AWIC, or the LLWU, please refer to the Reference Manual.

The following table shows module operations in different low power modes:

Modules	VLPR	VLPW	STOP	VLPS	LLS	VLLS2/3	VLLS0/1
	<u>!</u>		Core mod	ules		•	
NVIC	FF	FF	SR	SR	SR	OFF	OFF
		Į.	System mo	dules	1		1
MSMC	FF	FF	FF	FF	SR/FF ¹	OFF/FF ²	OFF/FF ²
LLWUx	FF	FF	FF	FF	FF	FF	FF
Core regulator (1.2 V)	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³
AUXREG 1.8 V	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³	Optional ³
HVD/LVD	Optional ⁴	Optional ⁴	Optional ⁴	Optional ⁴	Optional ⁴	Optional ⁴	Optional ⁴
POR (Brown-Out)	FF	FF	FF	FF	FF	FF	Optional ⁵
DMA	FF	FF	Async	Async	SR	OFF	OFF
Watchdog	FF	FF	Optional on with available clock source	Optional on with available clock source	SR	OFF	OFF
			Clocks	;			
1 kHz LPO	FF	FF	FF	FF	FF	FF	Optional ⁶
SCG	8 MHz SIRC	8 MHz SIRC	static – SIRC, FIRC, LPFLL optional	static – SIRC optional	static	OFF	OFF
Core clock	FF	OFF	OFF	OFF	OFF	OFF	OFF
Plat clock	FF	FF	OFF	OFF	OFF	OFF	OFF
Bus clock	FF	FF	OFF	OFF	OFF	OFF	OFF
Slow clock	FF	FF	OFF	OFF	OFF	OFF	OFF
			Memor	ý		•	
Flash	1 MHz No program	LP	LP	LP	SR	The registers are retained	OFF
SRAM	LP	LP	SR	Optional ⁷	Optional ⁷	Optional ⁷	OFF
LPLMEM (Cache)	FF	FF	SR	SR	Optional retention	Optional ⁷	OFF
LPCAC (Cache)	FF	FF	SR	SR	Optional retention	Optional ⁷	OFF
System Register	FF	FF	FF	FF	FF	FF	FF
File							

 Table 7. Module operation in low power modes

Table continues on the next page...

Modules	VLPR	VLPW	STOP	VLPS	LLS	VLLS2/3	VLLS0/1
USB	static	static	static	static	static	OFF	OFF
USB Reg	Optional	Optional	Optional	Optional	Optional	Optional	Optional
LPUARTx	1 Mbit/s	1 Mbit/s	Async	Async	static	OFF	OFF
LPSPIx	Master 2 Mbit/s Slave 1 Mbit/s	Master 2 Mbit/s Slave 1 Mbit/s	Static, slave mode receive	Static, slave mode receive	static	OFF	OFF
LPI2Cx	1 Mbit/s	1 Mbit/s	Async	Async	static	OFF	OFF
I2S	FF	FF	Async	Async	static	OFF	OFF
EMVSIM	FF	FF	Static, card detect wakeup	Static, card detect wakeup	static	OFF	OFF
		-1	Timer mod	ules		4	-1
LPTPMx	FF	FF	Async	Async	static	OFF	OFF
LPIT	FF	FF	Async	Async	static	OFF	OFF
LPTMRx	FF	FF	Async	Async	Async	FF	FF
RTC	FF	FF	Async	Async	Async	Optional ⁸	Optional ⁸
TSTMR	FF	FF	static	static	static	OFF	OFF
		1	Security mo	dules		1	1
CAU3	FF	FF	static	static	static	OFF	OFF
CRC	FF	FF	static	static	static	OFF	OFF
Digital Tamper	FF	FF	Async	Async	Async	Optional ⁸	Optional ⁸
TRNG	FF	FF	static	static	static	OFF	OFF
		4	Analog				
LPADC	FF	FF	LPADC internal clock	LPADC internal clock	SR	OFF	OFF
LPCMP0	FF	FF	FF	FF or Low power Nano mode Compare	FF or Low power Nano mode Compare	FF	FF ⁹
LPCMP1	FF	FF	FF	FF or Low power Nano mode Compare	FF or Low power Nano mode Compare	Optional ¹⁰	Optional ¹⁰
6-bit DAC	FF	FF	static	static	static	OFF	OFF
12-bit LPDAC	FF	FF	static	static	static	OFF	OFF
VREF	FF	FF	static	static	static	OFF	OFF
		1	HMI	1	1	1	1
GPIO	FF	FF	Static output, wake up input	Static output, wake up input	Static, pins latched	OFF, pins latched	OFF, pins latched
FlexIO	FF	FF	Async	Async	SR	OFF	OFF

- 1. SR for reset related control and FF for power model related control
- 2. OFF for reset related control and FF for power model related control
- 3. It depends on MCU arbitration and SPM LPSEL/BGEN bit.
- 4. It depends on MCU arbitration and SPM LVDEN/BGEN/ALLREFN bit
- 5. It depends on MCU arbitration and SPM POREN bit.
- 6. It depends on MCU arbitration and SPM LPOEN/ALLREFN bit.
- 7. It depends on the configurations, see the next table for details.
- 8. Requires the VBAT supply to be properly powered.
- 9. It depends on SPM_CORELPCNFG[ALLREFEN] =1.
- 10. It depends on SPM_CORESC[VDDIOOVRIDE] = 1, SPM_CORELPCNFG[ALLREFEN] =1, and VDDIO2.

The following tables list all power mode combinations and corresponding power behaviors.

CM4F power mode ¹	CM0+ power mode ²	Max CM4F core clock frequency	Max CM0+ core clock frequency	MCU power mode ³
RUN	RUN	48MHz	48MHz	RUN
RUN	HSRUN	72MHz	72MHz	HSRUN
RUN	VLPR	48MHz	48MHz	RUN
RUN	VLPW	48MHz	OFF	RUN
RUN	VLPS	48MHz	OFF	RUN
RUN	STOP/PSTOP	48MHz	OFF	RUN
RUN	LLS	48MHz	OFF	RUN
RUN	VLLS	48MHz	OFF	RUN
HSRUN	RUN	72MHz	72MHz	HSRUN
HSRUN	HSRUN	72MHz	72MHz	HSRUN
HSRUN	VLPR	72MHz	72MHz	HSRUN
HSRUN	VLPW	72MHz	OFF	HSRUN
HSRUN	VLPS	72MHz	OFF	HSRUN
HSRUN	STOP/PSTOP	72MHz	OFF	HSRUN
HSRUN	LLS	72MHz	OFF	HSRUN
HSRUN	VLLS	72MHz	OFF	HSRUN
VLPR	RUN	48MHz	48MHz	RUN
VLPR	HSRUN	72MHz	72MHz	HSRUN
VLPR	VLPR	8MHz	8MHz	VLP
VLPR	VLPW	8MHz	OFF	VLP
VLPR	VLPS	8MHz	OFF	VLP
VLPR	STOP/PSTOP	48MHz	OFF	RUN
VLPR	LLS	8MHz	OFF	VLP
VLPR	VLLS	8MHz	OFF	VLP
VLPW	RUN	OFF	48MHz	RUN
VLPW	HSRUN	OFF	72MHz	HSRUN
VLPW	VLPR	OFF	8MHz	VLP

Table 8.	MCU	power	mode	combinations
----------	-----	-------	------	--------------

Table continues on the next page ...

CM4F power mode ¹	CM0+ power mode ²	Max CM4F core clock frequency	Max CM0+ core clock frequency	MCU power mode ³
VLPW	VLPW	OFF	OFF	VLP
VLPW	VLPS	OFF	OFF	VLP
VLPW	STOP/PSTOP	OFF	OFF	RUN
VLPW	LLS	OFF	OFF	VLP
VLPW	VLLS	OFF	OFF	VLP
VLPS	RUN	OFF	48MHz	RUN
VLPS	HSRUN	OFF	72MHz	HSRUN
VLPS	VLPR	OFF	8MHz	VLP
VLPS	VLPW	OFF	OFF	VLP
VLPS	VLPS	OFF	OFF	VLP
VLPS	STOP/PSTOP	OFF	OFF	RUN
VLPS	LLS	OFF	OFF	VLP
VLPS	VLLS	OFF	OFF	VLP
STOP/PSTOP	RUN	OFF	48MHz	RUN
STOP/PSTOP	HSRUN	OFF	72MHz	HSRUN
STOP/PSTOP	VLPR	OFF	8MHz	RUN
STOP/PSTOP	VLPW	OFF	OFF	RUN
STOP/PSTOP	VLPS	OFF	OFF	RUN
STOP/PSTOP	STOP/PSTOP	OFF	OFF	RUN
STOP/PSTOP	LLS	OFF	OFF	RUN
STOP/PSTOP	VLLS	OFF	OFF	RUN
LLS	RUN	OFF	48MHz	RUN
LLS	HSRUN	OFF	72MHz	HSRUN
LLS	VLPR	OFF	8MHz	VLP
LLS	VLPW	OFF	OFF	VLP
LLS	VLPS	OFF	OFF	VLP
LLS	STOP/PSTOP	OFF	OFF	RUN
LLS	LLS	OFF	OFF	LLS
LLS	VLLS	OFF	OFF	LLS
VLLS	RUN	OFF	48MHz	RUN
VLLS	HSRUN	OFF	72MHz	HSRUN
VLLS	VLPR	OFF	8MHz	VLP
VLLS	VLPW	OFF	OFF	VLP
VLLS	VLPS	OFF	OFF	VLP
VLLS	STOP/PSTOP	OFF	OFF	RUN
VLLS	LLS	OFF	OFF	LLS
VLLS	VLLS	OFF	OFF	VLLS

 Table 8. MCU power mode combinations (continued)

- 1. It is configured by SMC0_PMCTRL register of MSMC.
- 2. It is configured by SMC1_PMCTRL register of MSMC.
- It can be read out from SMCx_PMCSTAT register of MSMC. Please note the PMSTAT[7:0] bits in both SMC0_PMCSTAT and SMC1_PMCSTAT registers refer to MCU power mode so their value are identical. The STOPSTAT[31:24] bits in SMCx_PMCSTAT register reflect separate CM4F or CM0+ clock status, so can be different.

	Full functionality. In VLPR and VLPW, the system frequency is limited, but if a module does not have a limitation in its functionality, it is still listed as FF.
Async	Fully functional with alternate clock source, provided the selected clock source remains enabled
SR	Module state is retained but not functional.
LP	Module operates in a lower power state.
Off	Module is powered off and in reset state upon wake-up

Table 9. Note

The following table provides the modules that can wake MCU from low power modes.

Modules	VLPW	STOP	VLPS	LLS	VLLS3	VLLS1	VLLS0
RTC	Y	Y	Y	Y ¹	Y ¹	Y ¹	Y ²
LPTMRx	Y	Y	Y	Y ¹	Y ¹	Y ¹	Y ³
LPTPMx	Y	Y	Y	N	N	N	N
LPITx	Y	Y	Y	N	N	N	N
LLWUx	Y	Y	Y	Y	Y	Y	Y
LPSPIx	Y	Y	Y	N	N	N	N
LPI2Cx	Υ	Y	Y	N	N	N	N
FlexIO	Y	Y	Y	N	N	N	N
LPUARTx	Y	Y	Y	N	N	N	N
USB	Y	Y	N	N	N	N	N
ADC	Y	Y	Y	N	N	N	N
LPCMPx	Y	Y	Y	Y ¹	Y ¹	Y ¹	N
LVD/HVD	Υ	Y	Y	Y	Y	Y	Y
GPIO(except NMI,RESET)	Y	Y	Y	Y ⁴	Y ⁴	Y ⁴	Y ⁴
NMI	Y	Y	Y	Y	Y	Y	Y
RESET	Y	Y	Y	Y	Y	Y	Y

1. Need to configure this module as wakeup source of LLWU

2. Need to set EXTAL32 as RTC clock source and configure this module as wakeup source for LLWU

3. LPTMRs use EXTAL32 or LPO in VLLS0.

4. Only that pins available to configure to wakeup source of LLWU



Figure 4. Power mode state transition diagram

2.1.11 LLWU

The LLWU module is used to wake MCU from low leakage power mode (LLS and VLLSx) and functional only on entry into a low-leakage power mode. After recovery from LLS, the LLWU is immediately disabled. After recovery from VLLSx, the LLWU continues to detect wake-up events until the user has acknowledged the wake-up event.

The following is internal peripheral and external pin inputs as wakeup sources for the Coretex-M4 core (CPU0).

LLWU0 pin	Module source or pin name	
LLWU_P0	PTA1	
LLWU_P1	PTA2	
LLWU_P2	PTA22	
LLWU_P3	PTA30	
LLWU_P4	PTB1	
LLWU_P5	PTB2	
LLWU_P6	PTB4	
LLWU_P7	PTB6	
LLWU_P8	РТВ7	
LLWU_P9	PTB8	
LLWU_P10	PTB16	
LLWU_P11	PTB20	
LLWU_P12	PTB22	
LLWU_P13	PTB25	
LLWU_P14	PTB28	
LLWU_P15	PTC7	
LLWU_P16	PTC9	
LLWU_P17	PTC11	
LLWU_P18	PTC12	
LLWU_P19	PTD8	
LLWU_P20	PTD10	
LLWU_P21	PTE1 ¹	
LLWU_P22	PTE3 ¹	
LLWU_P23	PTE8 ¹	
LLWU_P24	PTE9 ¹	
LLWU_P25	PTE10 ¹	
LLWU_P26	PTE12 ¹	
LLWU_P27	Reserved ²	
LLWU_P28	Reserved ³	
LLWU_P29	USB0 VREGIN	
LLWU_P30	USB0_DP ⁴	
LLWU_P31	USB0_DM ⁴	
LLWU_M0IF	LPTMR0, LPTMR1, LPTMR2 (sharing M0IF) ⁵	
LLWU_M1IF	LPCMP0 ⁶	
LLWU_M2IF	LPCMP1 ⁷	
LLWU_M3IF	Reserved ⁸	
LLWU_M4IF	Reserved ⁹	
LLWU_M5IF	Tamper Detect ¹⁰	

Table 11. Wakeup Sources for LLWU0 inputs

Table continues on the next page...

LLWU0 pin	Module source or pin name
LLWU_M6IF	RTC Alarm ¹⁰
LLWU_M7IF	RTC Seconds ¹⁰
LLWU_MODR	LPTMR0 Asynchronous DMA
LLWU_M1DR	LPTMR1 Asynchronous DMA
LLWU_M2DR	LPTMR2 Asynchronous DMA
LLWU_M3DR	Reserved ¹¹
LLWU_M4DR	LPTMR0 Trigger
LLWU_M5DR	LPTMR1 Trigger
LLWU_M6DR	LPTMR2 Trigger
LLWU_M7DR	Reserved ¹²

Table 11. Wakeup Sources for LLWU0 inputs (continued)

1. Set SPM_CORESC[VDDIOOVRIDE] for all PTE pins to wakeup from VLLS0/1

2. The corresponding LLWU0_PE[23: 22], LLWU0_PF[27], LLWU0_PDC2[27], and LLWU0_PMC[27] are reserved.

3. The corresponding LLWU0_PE[25: 24], LLWU0_PF[28], LLWU0_PDC2[28], and LLWU0_PMC[28] are reserved.

- 4. Set SPM_CORESC[USBOVRIDE] to wakeup from VLLS0 or VLLS1.
- 5. Requires the peripheral and the peripheral interrupt to be enabled. The LLWU's WUME bit enables the internal module flag as a wakeup input. After wakeup, the flags are cleared based on the peripheral clearing mechanism.
- 6. Set SPM_CORELPCNFG[ALLREFEN] to wakeup from VLLS0/1.
- 7. Set SPM_CORESC[VDDIOOVRIDE] and SPM_CORELPCNFG[ALLREFEN] to wakeup from VLLS0/1.
- 8. The corresponding LLWU0_ME[3] is reserved.
- 9. The corresponding LLWU0_ME[4] is reserved.
- 10. Set SPM_CORESC[VDDIOOVRIDE] to wakeup from VLLS0 or VLLS1.
- 11. The corresponding LLWU0_DE[3] is reserved.
- 12. The corresponding LLWU0_DE[7] is reserved.

The following is internal peripheral and external pin inputs as wakeup sources for the Coretex-M0+ core (CPU1).

LLWU1 pin	Module source or pin name
LLWU_P0	PTA1
LLWU_P1	PTA2
LLWU_P2	PTA22
LLWU_P3	PTA30
LLWU_P4	PTB1
LLWU_P5	PTB2
LLWU_P6	PTB4
LLWU_P7	PTB6
LLWU_P8	PTB7
LLWU_P9	PTB8
LLWU_P10	PTB16
LLWU_P11	PTB20

Table 12. Wakeup Sources for LLWU1 inputs

Table continues on the next page ...

LLWU1 pin	Module source or pin name
LLWU_P12	PTB22
LLWU_P13	PTB25
LLWU_P14	PTB28
LLWU_P15	PTC7
LLWU_P16	PTC9
LLWU_P17	PTC11
LLWU_P18	PTC12
LLWU_P19	PTD8
LLWU_P20	PTD10
LLWU_P21	PTE1
LLWU_P22	PTE3
LLWU_P23	PTE8
LLWU_P24	PTE9
LLWU_P25	PTE10
LLWU_P26	PTE12
LLWU_P27	Reserved ¹
LLWU_P28	Reserved ²
LLWU_P29	USB0 VREGIN
LLWU_P30	USB0_DP ⁻¹
LLWU_P31	USB0_DM ⁻¹
LLWU_M0IF	LPTMR0, LPTMR1, LPTMR2 (sharing M0IF) ³
LLWU_M1IF	LPCMP0
LLWU_M2IF	LPCMP1
LLWU_M3IF	RESERVED ⁴
LLWU_M4IF	Reserved ⁵
LLWU_M5IF	Tamper Detect ⁻¹
LLWU_M6IF	RTC Alarm ⁻¹
LLWU_M7IF	RTC Seconds ⁻¹
LLWU_M0DR	LPTMR0 Asynchronous DMA
LLWU_M1DR	LPTMR1 Asynchronous DMA
LLWU_M2DR	LPTMR2 Asynchronous DMA
LLWU_M3DR	Reserved ⁶
LLWU_M4DR	LPTMR0 Trigger
LLWU_M5DR	LPTMR1 Trigger
LLWU_M6DR	LPTMR2 Trigger
LLWU_M7DR	Reserved ⁷

Table 12. Wakeup Sources for LLWU1 inputs (continued)

The corresponding LLWU1_PE[23:22], LLWU1_PF[27], LLWU1_PDC2[27], and LLWU1_PMC[27] are reserved.
 The corresponding LLWU1_PE[25:24], LLWU1_PF[28], LLWU1_PDC2[28], and LLWU1_PMC[28] are reserved.

- 3. Requires the peripheral and the peripheral interrupt to be enabled. The LLWU's WUME bit enables the internal module flag as a wakeup input. After wakeup, the flags are cleared based on the peripheral clearing mechanism.
- The corresponding LLWU1_ME[3] is reserved.
- 5. The corresponding LLWU1_ME[4] is reserved.
- 6. The corresponding LLWU1_DE[3] is reserved.
- 7. The corresponding LLWU1_DE[7] is reserved.

2.1.12 Debug controller

This device supports standard Arm 2-pin SWD and JTAG debug port. It provides register and memory accessibility from the external debugger interface, basic run/halt control plus 4 breakpoints and 2 watchpoints.

It also supports trace function with the Micro Trace Buffer (MTB), which provides a simple execution trace capability for the Cortex-M0+ processor.

2.1.13 INTMUX

The Interrupt Multiplexer (INTMUX) routes the interrupt sources to the interrupt outputs. It provides interrupt status registers to monitor interrupt pending status and vector numbers and implements the ability to logical AND or OR enabled interrupts on a given channel.

The INTMUX has the following features:

- Supports 4 multiplex channels
- Each channel receives 32 interrupt sources and has one interrupt output
- Each interrupt source can be enabled or disabled
- Each channel supports logic AND or logic OR of all enabled interrupt sources

2.1.14 FlexBus

The FlexBus multifunction external bus interface controller is a hardware module.

The FlexBus has the following features:

- 6 independent, user-programmable chip-select signals ($\overline{FB}CS5 \overline{FB}CS0$)
- 8-bit, 16-bit, and 32-bit transfers
- Programmable burst and burst-inhibited transfers selectable for each chip-select and transfer direction
- Programmable address-setup time with reference to the assertion of a chip-select

- Programmable address-hold time with reference to the deassertion of a chip-select and transfer direction
- Extended address latch enable option to assist with glueless connections to synchronous and asynchronous memory devices

2.1.15 Watch dog

The Watchdog Timer (WDOG) keeps a watch on the system functioning and resets it in case of its failure.

The WDOG has the following features:

- Clock source input independent from CPU/bus clock. Choice from LPO, SIRC, external system clock or bus clock.
- Unlock sequence for allowing updates to write-once WDOG control/configuration bits.
- All WDOG control/configuration bits are writable once only within 128 bus clock cycles of being unlocked.
- Programmable time-out period specified in terms of number of WDOG clock cycles.
- Ability to test WDOG timer and reset with a flag indicating watchdog test.
- Windowed refresh option.
- Robust refresh mechanism.
- Count of WDOG resets as they occur.
- Configurable interrupt on time-out to provide debug breadcrumbs. This is followed by a reset after 128 bus clock cycles.

2.1.16 EWM

The External Watchdog Monitor (EWM) is a redundant watchdog system which is used to monitor external circuits, as well as the MCU software flow. This provides a back-up mechanism to the internal watchdog that resets the MCU's CPU and peripherals.

The EWM has the following features:

- Independent LPO_CLK clock source
- Programmable time-out period specified in terms of number of EWM LPO_CLK clock cycles.
- Windowed refresh option

- Provides robust check that program flow is faster than expected.
- Programmable window.
- Refresh outside window leads to assertion of EWM_OUT_b.
- Robust refresh mechanism
 - Write values of 0xB4 and 0x2C to EWM Refresh Register within 15 peripheral bus clock cycles.
- One output port, EWM_OUT_b, when asserted is used to reset or place the external circuit into safe mode.
- One Input port, EWM_in, allows an external circuit to control the assertion of the EWM_OUT_b signal.

2.1.17 XRDC

The Extended Resource Domain Controller (XRDC) provides an integrated, scalable architectural framework for access control, system memory protection and peripheral isolation.

The XRDC has the following features:

- Assignment of chip resources to processing "domains"
 - Processor cores, non-core bus masters, slave memories and slave peripherals
 - Each processing domain is assigned a unique domain identifier (domainID, DID)
 - DomainID is a new attribute associated with every system bus transaction
 - Used in conjunction with user/privileged, secure/nonsecure attributes
- Access rights to slave targets defined in region descriptor registers for memories and access control registers for peripherals
- Supports sharing of memory and peripherals with optional inclusion of hardware semaphores to dynamically determine access rights
- Built upon a 4-level hierarchical access control model
 - PrivSecure > PrivNonsecure > UserSecure > UserNonsecure

- Encoded into a 3-bit per-domain access control policy (ACP) used throughout the XRDC
- Certain processors do not support the PrivNonsecure state. For these cores, the model simplifies to a 3-state definition: PrivSecure > UserSecure > UserNonsecure
- Programming model and hardware implementation is distributed across multiple submodules
 - Supports a broad, highly-configurable architecture definition
 - Memory region descriptors support a format leveraged from earlier System Memory Protection Units (SMPU)

2.1.18 MU

The Messaging Unit module enables two processors within the SoC to communicate and coordinate by passing messages (e.g. data, status and control) through the MU interface. The MU also provides the ability for one processor to signal the other processor using interrupts.

The MU has the following features:

- Messaging control by interrupts or by polling
- Symmetrical processor interfaces with each side supporting the following:
 - Three general-purpose flags reflected to the other side
 - Four general-purpose interrupt requests reflected to the other side
 - Four receive registers with maskable interrupt
 - Four transmit registers with maskable interrupt
- The Processor B can take the Processor A out of low-power modes by asserting one of the interrupts to the Processor A and vice versa

2.1.19 SEMA42

The SEMA42 is a memory-mapped module that provides robust hardware support needed in multi-core systems for implementing semaphores and provides a simple mechanism to achieve "lock and unlock" operations via a single write access. The hardware semaphore module provides hardware-enforced gates as well as other useful system functions related to the gating mechanisms.

Overview

The SEMA42 has the following features:

- Supports 16 hardware-enforced gates in a multi-processor configuration, where up to 15 processors can be supported; cp*X* is meant to represent core processor *X*
 - Gates appear as an 16-entry byte-size array with read and write accesses.
 - Processors lock gates by writing "processor_number+1" to the appropriate gate and must read back the gate value to verify the lock operation was successful.
 - Once locked, the gate is unlocked by a write of zeroes from the locking processor.
 - The number of implemented gates is specified by a hardware configuration define.
 - Each hardware gate appears as a 16-state, 4-bit state machine.
 - 16-state implementation

if gate = 0x0, then state = unlocked if gate = 0x1, then state = locked by processor (master) 0 if gate = 0x2, then state = locked by processor (master) 1 ... if gate = 0xF, then state = locked by processor (master) 14

- Uses the logical bus master number as a reference attribute plus the specified data patterns to validate all write operations.
- Once locked, the gate can (and must) be unlocked by a write of zeroes from the locking processor.
- Secure reset mechanisms are supported to clear the contents of individual gates, as well as a clear_all capability.
- Memory-mapped IPS slave peripheral platform module
 - Interface to the IPS bus for programming-model accesses

2.1.20 TRGMUX

The trigger multiplexer (TRGMUX) module allows software to configure the trigger inputs for various peripherals.

The TRGMUX module allows software to select the trigger source for peripherals. Each peripheral has its own dedicated TRGMUX register.

2.2 Peripheral features

The following sections describe the features of each peripherals of the chip.

2.2.1 MSMC

The Multi-System Mode Controller (MSMC) is responsible for sequencing the MCU into and out of all stop and run power modes.

Specifically, it monitors events to trigger transitions between power modes while controlling the power, clocks, and memories of the MCU to achieve the power consumption and functionality of that mode. Additionally, the MSMC will arbitrate between multiple cores in the MCU to provide each with the most optimal power mode without negatively impacting the functionality of other cores.

2.2.2 CRC

This device contains one cyclic redundancy check (CRC) module which can generate 16/32-bit CRC code for error detection.

The CRC module provides a programmable polynomial and other parameters required to implement a 16-bit or 32-bit CRC standard.

The 16/32-bit code is calculated for 32 bits of data at a time.

The CRC module has the following features:

- Hardware CRC generator circuit using a 16-bit or 32-bit programmable shift register
- Programmable initial seed value and polynomial
- Option to transpose input data or output data (the CRC result) bitwise or bytewise. This option is required for certain CRC standards. A bytewise transpose operation is not possible when accessing the CRC data register via 8-bit accesses. In this case, the user's software must perform the bytewise transpose function.
- Option for inversion of final CRC result
- 32-bit CPU register programming interface

2.2.3 LPDAC

The 12-bit low power digital-to-analog converter (LPDAC) is a low-power, generalpurpose DAC. The output of the DAC can be placed on an external pin or set as one of the inputs to the analog comparator or ADC.

LPDAC module has the following features:

- On-chip programmable reference generator output. The voltage output range is from 1/4096 V_{in} to V_{in} , and the step is 1/4096 V_{in} , where V_{in} is the input reference voltage.
- V_{in} can be selected from two reference sources.
- 16-word depth FIFO supported with configurable watermark.
- Multiple operation modes.
 - Buffer mode
 - FIFO mode
 - Swing back mode
- Software trigger and hardware trigger supported.
- Selectable performance levels: low power mode and high power mode.
- Interrupt and DMA support.

2.2.4 eDMA and DMAMUX

The eDMA controller module enables fast transfers of data, which provides an efficient way to move blocks of data with minimal processor interaction. The eDMA1 controller in this device implements eight channels which can be routed from up to 32 DMA request sources through DMAMUX1 module for CM0+ core. The eDMA0 module implements 16 channels which can be routed from up to 64 DMA request sources through DMAMUX0 module for CM4 core. Some of the peripheral request sources have asynchronous eDMA capability which can be used to wake MCU from Stop mode. The peripherals which have such capability include FlexIO, LPUART0, LPUART1, LPUART2, LPUART3, LPSPI0, LPSPI1, LPSPI2, LPSPI3, LPI2C0, LPI2C1, LPI2C2, LPI2C3, LPCMP0, LPCMP1, TPM0, TPM1, TPM2, TPM3,

LPTMR0, LPTMR1, LPTMR2, LLWU0, LLWU1, I2S, PORTA-PORTE, ADC0, and LPDAC0. The DMA0 channel 0 to 3 can be periodically triggered by LPIT0 while DMA1 channel 0 to 3 by LPIT1 via DMA MUX.

eDMA module has the following features:

- All data movement via dual-address transfers: read from source, write to destination
 - Programmable source and destination addresses and transfer size
 - Support for enhanced addressing modes
- 16-channel implementation that performs complex data transfers with minimal intervention from a host processor
 - Internal data buffer, used as temporary storage to support 16- and 32-byte transfers
 - Connections to the crossbar switch for bus mastering the data movement
- Transfer control descriptor (TCD) organized to support two-deep, nested transfer operations
 - 32-byte TCD stored in local memory for each channel
 - An inner data transfer loop defined by a minor byte transfer count
 - An outer data transfer loop defined by a major iteration count
- Channel activation via one of three methods:
 - Explicit software initiation
 - Initiation via a channel-to-channel linking mechanism for continuous transfers
 - Peripheral-paced hardware requests, one per channel
- Fixed-priority and round-robin channel arbitration
- Channel completion reported via programmable interrupt requests
 - One interrupt per channel, which can be asserted at completion of major iteration count
 - Programmable error terminations per channel and logically summed together to form one error interrupt to the interrupt controller

- Programmable support for scatter/gather DMA processing
- Support for complex data structures

DMAMUX module has the following features:

- Up to 64 peripheral slots can be routed to 16 channels for DMAMUX0 and up to 32 peripheral slots can be routed to 8 channels for DMAMUX1.
- 16 independently selectable DMA channel routers for DMAMUX0 and 8 for DMAMUX1.
- Each channel router can be assigned to one of the possible peripheral DMA slots.
- On every memory map configuration change for a any channel, this module signals to the DMA Controller to reset the internal state machine for that channel and it can accept a new request based on the new configuration.

2.2.5 EMV SIM

The EMV SIM (Euro/Mastercard/Visa Serial Interface Module) is designed to facilitate communication to Smart Cards compatible to the EMV ver4.3 standard (Book 1) and Smart Cards compatible with ISO/IEC 7816-3 Standard.

EMV-SIM module has the following features:

- Supports Smart Cards based on the EMV Standard v4.3 and ISO 7816-3 standard
- Independent clock for SIM logic (transmitter + receiver) and independent clock for register read-write interface
- 16 byte deep FIFO for transmitter and receiver
- Automatic NACK generation on parity error and receiver FIFO overflow error
- Support for both Inverse and Direct conventions
- Re-transmission of byte upon Smart Card NACK request with programmable threshold of re-transmissions
- Auto detection of Initial Character in receiver and setting of data format (inverse or direct)
- NACK detection in receiver
- Independent timers to measure character wait time, block wait time and block guard time
- Two general purpose counters available for use by software application with programmable clock selection for the counters
- DMA support available to transfer data to/from FIFOs. Programmable option available to select interrupt or DMA feature
- Programmable Prescaler to generate the desired frequency for Card Clock and Baud Rate Divisor to generate the internal ETU clocks for transmitter and receiver for any F/D ratio
- Deep sleep wake-up via Smart Card presence detect interrupt
- Manual control of all Smart Card interface signals
- Automatic power down of port logic on Smart Card presence detect
- Support for 8-bit LRC and 16-bit CRC generation for bytes sent out from transmitter and checking incoming message checksum for receiver

2.2.6 FlexIO

The FlexIO is a highly configurable module providing a wide range of protocols including, but not limited to LPUART, I2C, SPI, I2S, Camera IF, LCD RGB, PWM/ Waveform generation. The module supports programmable baud rates independent of bus clock frequency, with automatic start/stop bit generation. It also supports to work in VLPR, VLPW, Stop, and VLPS modes when clock source remains enabled.

The FlexIO module has the following features:

- Array of 32-bit shift registers with transmit, receive and data match modes
- Double buffered shifter operation for continuous data transfer
- Shifter concatenation to support large transfer sizes
- Automatic start/stop bit generation
- 1, 2, 4, 8, 16 or 32 multi-bit shift widths for parallel interface support
- Interrupt, DMA or polled transmit/receive operation
- Programmable baud rates independent of bus clock frequency, with support for asynchronous operation during stop modes
- Highly flexible 16-bit timers with support for a variety of internal or external trigger, reset, enable and disable conditions
- Programmable logic mode for integrating external digital logic functions on-chip or combining pin/shifter/timer functions to generate complex outputs
- Programmable state machine for offloading basic system control functions from CPU with support for up to 8 states, 8 outputs and 3 selectable inputs per state

2.2.7 LPADC

This device contains one low power ADC module. This LPADC module supports hardware triggers from TRGMUX. It supports wakeup of MCU in low power mode when using internal clock source or external crystal clock.

LPADC module has the following features:

- Linear successive approximation algorithm
 - single-ended operation with 12-bit resolution
- Channel support for up to 64 analog input channels for conversion of external pins and from internal sources
 - Measurement of on-chip analog sources such as DAC, temperature sensor or bandgap
- Configurable analog input sample time
- Configurable speed options to accommodate operation in low power modes of the device.
- Trigger detect with up to 4 trigger sources with priority level configuration. Software or hardware trigger option for each.
- 15 command buffers allow independent options selection and channel sequence scanning.
- Automatic compare for less-than, greater-than, within range, or out-of-range with "store on true" and "repeat until true" options
- 16-entry conversion result data FIFO with configurable watermark and overflow detection
- Interrupt, DMA or polled operation

2.2.8 LPCMP

The device contains two low power comparator modules which provide circuits for comparing two analog input voltages. Each comprises a comparator (CMP), a DAC and an analog mux (ANMUX).

The CMP circuit operates across the full range of the supply voltage. The DAC is a 64tap resistor ladder network that provides a selectable voltage reference for applications requiring a voltage reference. The Analog MUX (ANMUX) provides a circuit for selecting an analog input signal from eight channels.

The LPCMP has the following features:

- Two 8-to-1 channel MUXes to select input signal from eight channels
- Multiple operation modes to produce a wide range of outputs such as:
 - Sampled

- Windowed, which is ideal for certain PWM zero-crossing-detection applications
- Digitally Filtered
- Selectable performance levels: nano mode, normal mode, high speed mode
- Programmable hysteresis control
- Selectable inversion on comparator output
- External hysteresis can be used at the same time that the output filter is used for internal functions
- Interrupt and DMA support
- Includes a 6-bit resolution DAC
- Selectable supply reference source for DAC
- Configurable low power mode or high speed mode for DAC

2.2.9 LPI2C

This device contains four LPI2C modules, which supports an efficient interface to an I2C bus as a master and/or a slave. The LPI2C can continue operating in stop modes provided an appropriate clock is available and is designed for low CPU overhead with DMA offloading of FIFO register accesses. The LPI2C implements logic support for standard-mode, fast-mode, fast-mode plus and ultra-fast modes of operation. The LPI2C module also complies with the System Management Bus (SMBus) Specification, version 2.

The LPI2C modules have the following features:

- Standard, Fast, Fast+ and Ultra Fast modes are supported
- High speed mode (HS) in slave mode
- High speed mode (HS) in master mode, if SCL pin implements current source pull-up (device-specific)
- Multi-master support, including synchronization and arbitration. Multi-master means any number of master nodes can be present. Additionally, master and slave roles may be changed between messages (after a STOP is sent).
- Clock stretching: Sometimes multiple I2C nodes may be driving the lines at the same time. If any I2C node is driving a line low, then that line will be low. I2C nodes that are starting to transmit a logical one (by letting the line float high) can

detect that the line is low, and thereby know that another I2C node is active at the same time.

- When node detection is used on the SCL line, it is called *clock stretching*, and clock stretching is used as a I2C flow control mechanism for multiple laves.
- When node detection is used on the SDA line, it is called *arbitration*, and arbitration ensures that there is only one I2C node transmitter at a time.
- General call, 7-bit and 10-bit addressing
- Software reset, START byte and Device ID (also require software support)

The LPI2C master supports:

- Command/transmit FIFO of 4words.
- Receive FIFO of 4words.
- Command FIFO will wait for idle I2C bus before initiating transfer
- Command FIFO can initiate (repeated) START and STOP conditions and one or more master-receiver transfers
- STOP condition can be generated from command FIFO, or generated automatically when the transmit FIFO is empty
- Host request input to control the start time of an I2C bus transfer
- Flexible receive data match can generate interrupt on data match and/or discard unwanted data
- Flag and optional interrupt to signal Repeated START condition, STOP condition, loss of arbitration, unexpected NACK, and command word errors
- Supports configurable bus idle timeout and pin-stuck-low timeout

The LPI2C slave supports:

- Separate I2C slave registers to minimize software overhead because of master/slave switching
- Support for 7-bit or 10-bit addressing, address range, SMBus alert and general call address
- Transmit data register that supports interrupt or DMA requests
- Receive data register that supports interrupt or DMA requests
- Software-controllable ACK or NACK, with optional clock stretching on ACK/ NACK bit
- Configurable clock stretching, to avoid transmit FIFO underrun and receive FIFO overrun errors
- Flag and optional interrupt at end of packet, STOP condition, or bit error detection

2.2.10 LPIT

This device contains two LPIT modules which are multi-channel timer modules generating independent pre-trigger and trigger outputs. These timer channels can operate individually or can be chained together. The LPIT can operate in low power modes if configured to do so. The pre-trigger and trigger outputs can be used to trigger other modules on the device.

Each timer channel can be configured to run independently and made to work in either compare or capture modes.

The timer channels operate on an asynchronous clock, which is independent from the register read/write access clock. Clock synchronization between the clock domains ensures normal operations.

2.2.11 LPSPI

This device contains four low power Serial Peripheral Interface (SPI) module that supports an efficient interface to an SPI bus as a master and/or a slave. The LPSPI can continue operating in stop modes provided an appropriate clock is available and is designed for low CPU overhead with DMA offloading of FIFO register accesses.

The LPSPI supports:

- Word size = 32 bits
- Configurable clock polarity and clock phase
- Master operation supporting up to 4 peripheral chip select
- Slave operation
- Command/transmit FIFO of 4 words
- Receive FIFO of 4 words
- Flexible timing parameters in master mode, including SCK frequency and delays between PCS and SCK edges
- Support for full duplex transfers supporting 1-bit transmit and receive on each clock edge
- Support for half duplex transfers supporting 1-bit transmit or receive on each clock edge
- Support for half duplex transfers supporting 2-bit or 4-bit transmit or receive on each clock edge (master only)
- Host request input can be used to control the start time of an SPI bus transfer (master only)
- Receive data match logic supporting wakeup on data match

2.2.12 LPTMR

This device contains three low-power timer (LPTMR) which can be configured to operate as a time counter with optional prescaler, or as a pulse counter with optional glitch filter, across all power modes, including the low-leakage modes. It can also continue operating through most system reset events, allowing it to be used as a time of day counter.

The LPTMR module has the following features:

- 32-bit time counter or pulse counter with compare
 - Optional interrupt can generate asynchronous wakeup from any low-power mode
 - Hardware trigger output
 - Counter supports free-running mode or reset on compare
- Configurable clock source for prescaler/glitch filter
- Configurable input source for pulse counter
 - Rising-edge or falling-edge

2.2.13 LPUART

This product contains four Low-Power UART modules, their clock sources are selectable from LPFLL, SIRC, FIRC and SOSC, and can work in Stop and VLPS modes. They also support 4x to 32x data oversampling rate to meet different applications.

The LPUART module has the following features:

- Full-duplex, standard non-return-to-zero (NRZ) format
- Programmable baud rates (13-bit modulo divider) with configurable oversampling ratio from 4x to 32x
- Transmit and receive baud rate can operate asynchronous to the bus clock:
 - Baud rate can be configured independently of the bus clock frequency
 - Supports operation in Stop modes
- Interrupt, DMA or polled operation:
 - Transmit data register empty and transmission complete
 - Receive data register full
 - Receive overrun, parity error, framing error, and noise error
 - Idle receiver detect
 - Active edge on receive pin

- Break detect supporting LIN
- Receive data match
- Hardware parity generation and checking
- Programmable 7-bit, 8-bit, 9-bit or 10-bit character length
- Programmable 1-bit or 2-bit stop bits
- Three receiver wakeup methods:
 - Idle line wakeup
 - Address mark wakeup
 - Receive data match
- Automatic address matching to reduce ISR overhead:
 - Address mark matching
 - Idle line address matching
 - Address match start, address match end
- Optional 13-bit break character generation / 11-bit break character detection
- Configurable idle length detection supporting 1, 2, 4, 8, 16, 32, 64 or 128 idle characters
- Selectable transmitter output and receiver input polarity
- Hardware flow control support for request to send (RTS) and clear to send (CTS) signals
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse width
- Independent FIFO structure for transmit and receive
 - Separate configurable watermark for receive and transmit requests
 - Option for receiver to assert request after a configurable number of idle characters if receive FIFO is not empty

2.2.14 RTC

The RTC is an always powered-on block that remains active in all low power modes. The time counter within the RTC is clocked by a 32.768 kHz clock sourced from an external crystal using the oscillator or clock directly from EXTAL32 pin.

RTC is reset on power-on reset, and a software reset bit in RTC can also initialize all RTC registers. During chip power-down, RTC is powered from the backup power supply (VBAT), electrically isolated from the rest of the chip, continues to increment the time counter (if enabled) and retain the state of the RTC registers. The RTC registers are not accessible.

The RTC module has the following features:

- Independent power supply, POR, and 32.768 kHz crystal oscillator
- 32-bit seconds counter with roll-over protection and 32-bit alarm
- 16-bit prescaler with compensation that can correct errors between 0.12 ppm and 3906 ppm
- Option to increment prescaler using a 1 kHz LPO (prescaler increments by 32 every clock edge)
- Register write protection
 - Lock register requires VBAT POR or software reset to enable write access
 - Access control registers require system reset to enable read and/or write access
- Configurable 1, 2, 4, 8, 16, 32, 64 or 128 Hz square wave output with optional interrupt
- 64-bit monotonic counter with roll-over protection
- Up to 4 tamper input pins with optional interrupt and seconds timestamp when interrupt asserts

2.2.15 I2S

This device contains one Inter-IC Sound (I2S) module which provides a synchronous audio interface (SAI) that supports fullduplex serial interfaces with frame synchronization such as I2S, AC97, TDM, and codec/DSP interfaces.

I2S module has the following features:

- Transmitter with independent bit clock and frame sync supporting 2 data lines
- Receiver with independent bit clock and frame sync supporting 2 data lines
- Each data line can support a maximum Frame size of 32 words
- Word size of between 8-bits and 32-bits
- Word size configured separately for first word and remaining words in frame
- Asynchronous 8×32 -bit FIFO for each transmit and receive data line
- Supports graceful restart after FIFO error
- Supports automatic restart after FIFO error without software intervention
- Supports packing of 8-bit and 16-bit data into each 32-bit FIFO word
- Supports combining multiple data line FIFOs into single data line FIFO

2.2.16 uSDHC

The Ultra Secured Digital Host Controller (uSDHC) provides the interface between the host system and the SD/SDIO/MMC cards.

The uSDHC module has the following features:

- Conforms to the SD Host Controller Standard Specification version 2.0
- Compatible with the MMC System Specification version 4.2/4.3/4.4/4.41
- Compatible with the SD Memory Card Specification version 2.0 and supports the Extended Capacity SD Memory Card
- Compatible with the SDIO Card Specification version 2.0
- Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD Combo, MMC, MMC plus, and MMC RS cards
- Card bus clock frequency up to 48 MHz
- Supports 1-bit / 4-bit SD and SDIO modes, 1-bit / 4-bit / 8-bit MMC modes
- Supports single block/multi-block read and write
- Supports block sizes of 1 ~ 4096 bytes
- Supports the write protection switch for write operations
- Supports both synchronous and asynchronous abort
- Supports pause during the data transfer at block gap
- Supports SDIO Read Wait and Suspend Resume operations
- Supports Auto CMD12 for multi-block transfer
- Host can initiate non-data transfer command while data transfer is in progress
- Allows cards to interrupt the host in 1-bit and 4-bit SDIO modes, also supports interrupt period
- Embodies a fully configurable 128x32-bit FIFO for read/write data
- Supports internal DMA capabilities
- Support voltage selection by configuring vendor specific register bit
- Supports Advanced DMA to perform linked memory access

2.2.17 TPM

This device contains four low power TPM modules (TPM) which support input capture, output compare, and the generation of PWM signals to control electric motor and power management applications. TPM0 and TPM2 have six channels while TPM1 and TPM3 have two channels.

The TPM modules have the following features:

• TPM clock mode is selectable

- Can increment on every edge of the asynchronous counter clock
- Can increment on rising edge of an external clock input synchronized to the asynchronous counter clock
- Prescaler divide-by 1, 2, 4, 8, 16, 32, 64, or 128
- TPM includes a 16-bit counter
 - It can be a free-running counter or modulo counter
 - The counting can be up or up-down
- Includes 6 channels that can be configured for input capture, output compare, edgealigned PWM mode, or center-aligned PWM mode
 - In input capture mode the capture can occur on rising edges, falling edges or both edges
 - In output compare mode the output signal can be set, cleared, pulsed, or toggled on match
 - All channels can be configured for edge-aligned PWM mode or center-aligned PWM mode
- Support the generation of an interrupt and/or DMA request per channel
- Support the generation of an interrupt and/or DMA request when the counter overflows
- Support selectable trigger input to optionally reset or cause the counter to start incrementing.
 - The counter can also optionally stop incrementing on counter overflow
- Support the generation of hardware triggers when the counter overflows and per channel

2.2.18 TRNG

The Standalone True Random Number Generator (SA-TRNG) is a hardware accelerator module that generates a 128-bit entropy as needed by an entropy-consuming module or by other post-processing functions.

2.2.19 USB

This device contains one USB module which implements a USB2.0 full-speed compliant peripheral and interfaces to the on-chip USBFS transceiver. It implements keep-alive feature to avoid re-enumerating when exiting from low power modes and enables FIRC48M to allow crystal-less USB operation.

The USBFS has the following features:

- USB 1.1 and 2.0 compatible FS device
- 16 bidirectional endpoints
- DMA or FIFO data stream interfaces
- Low-power consumption
- IRC48M with clock-recovery is supported to eliminate the 48 MHz crystal. It is used for USB device-only implementation.
- Keep-alive feature is supported to power down system bus and CPU. USB can respond to IN with NAK and wake up for SETUP/OUT.

2.2.20 VREF

The VREF can be used in applications to provide a reference voltage to external devices, or used internally in the device as a reference to analog peripherals (such as the ADC, LPDAC, or LPCMP). The Voltage Reference (VREF) can supply an accurate voltage output that can be trimmed in 0.5 mV steps (for 1.2 V output) or 1.5 mV steps (for 2.1 V output). The voltage reference has 3 operating modes that provide different levels of supply rejection and power consumption.

The VREF supports the following features:

A 100 nF capacitor must always be connected between VERF output (VREFO) pin and VSSA if the VREF is used. This capacitor must be as close to VREFO pin as possible.

2.2.21 TSTMR

The Time Stamp Timer (TSTMR) is a 56-bit clock cycle counter, reset by system reset.

The TSTMR has the following features:

• Free-running Time Stamp Timer

2.2.22 CAU3

The Version 3 Cryptographic Acceleration Unit (CAU3) is a bus mastering IP module that provides hardware acceleration of a variety of cryptographic symmetric key and secure hash algorithms including DES, 3DES, AES-{128,192,256}, SHA-{1,256} as well as acceleration of basic public key cryptography including Elliptical Curve Cryptography (ECC). The execution of these algorithms is controlled by optimized firmware developed by NXP that executes on the CAU3 module.

The CAU3 has the following features:

- Symmetric key functions: DES, 3DES, AES-{128,192,256}
- Secure hash functions: SHA-1, SHA-256
- Supoort secure hash acceleration
- AES-CBC, AES-CCM
- RSA and ECC acceleration
- Programmable task completion signaling: interrupt, event completion, DMA request
- Significantly improved performance and power efficiency
- Common, portable CAU3 library written in C
- Arm embedded TLS library reference design

2.3 Memory map

This device contains various memories and memory-mapped peripherals which are located in a 4 GB memory space. The following figure shows the system memory and peripheral locations



Figure 5. Memory map (CM4)



					-	
			0x0000_0000			
				CM4 Flash		
				(1MB)	0x4100_0000	Reserved
			0x000F_FFFF		0x4100_8000	DMA1 controleer
			0x0100_0000	Reserved	0x4100,9000	DMA1 controller transfer control descriptor
				CM0+ Flash	0x41 0 _A000	Reserved
			0x0103_FFFF	(256 KB)	0/4100_F000	IO port alias
			0:0800_0000	1	0x4001_0000	Reserved
0x0000_0000	Code space			CM4 ITCM RAM	0x4101_B000	SEMA42
0x0103_FFFF	oode space		0x0800_FFFF		0x4101_C000	Reserved
	Reserved		0x0080_0000	ROM	0x4102_0000	MSMC_SMC1
0x0800_0000			0x0880_BFFF	ļ	0x4102_1000	DMAMUX1
0.0000 5555	Data space		0x0900_0000	CM0+ TCM	0x4102_2000	INTMUX0
0x0800_FFFF	Reserved		0x0901_FFFF	SRAM	0x4102_3000	LLWU1
0x0880_0000	Boot ROM		0,2000_0000/		0x4102_4000	MU-B
0x0880_BFFF		\langle / \rangle	0x2002_FFF	CM4 DTCM SRAM	0x4102_5000	TRGMUX1
0x0900_0000	Reserved	\vee	//		0x4102_6000	WDOG1
0x0901_FFFF	Data space	\bigvee	///		0x4102_7000	PCC1
	Reserved	1 /	0x4000_0000	014 11201	0x4102_8000	CAU3
0x1000_0000		+ / /	/ /	CM4 AIPS0 (See previous	0x4102_9000	TRNG
	FlexBus Execution			figure for	0x4102_A000	LPIT1
0x1FFF_FFFF	Alias	\langle / \rangle	0x4007_FFFF	peripherals)	0x4102_B000	LPTMR2
0x2000_0000	Data space		0x4100_0000	Reserved	0x4102_C000	TSTMRB
0x2002_FFFF				CM0+ AIPS0	0x4102_D000	ТРМЗ
	Reserved			CIVIO+ AIPS0	0x4102_E000	LPI2C3
0x4000_0000		ſ	0x4107_FFFF	Reserved	0x4102_F000	Reserved
	Public		0x4800_0000	neserveu	0x4103_0000	Reserved
	peripheral			FlexRAM	0x4103_1000	Reserved
0x4802_0FFF			0x4800_0FFF	Reserved	0x4103_2000	Reserved
	Reserved		0x4801_0000		0x4103_3000	Reserved
0xA000_0000	FlexBus		0x4801_07FF	USB SRAM	0x4103_4000 0x4103_5000	Reserved
0xAFFF_FFFF	(External Memory)		0,4001_0111		0x4103_5000	LPSPI3
	Reserved	1			0103_7000	LPUART3
0xE000_0000					0x4103_8000	PORTE
	Internal private peripheral bus		0xE000_E010	r		LPCMP1
0xE003_FFFF 0xF000_0000		k i		SysTick		
	External private peripheral bus		0xE000_E00F 0xE000_E100	NIV//0	1	
0xF0FF_FFFF	penpheral bas	$\langle \rangle$	0xE000_ECFF	NVIC		
			0xE000_ED00	System control block		
			0xE000_ED8F			
			.	MPU-ARM		
			0xE000_ED90	Debug	1	
			0xE000_EFFF	Reserved		
		\backslash	0xENOF_FN00	Core ROM	-	
		\	0xE00F_FFF	space		
				•	-	
			\backslash			
		\	0xF000_0000	мтв	1	
		\	0xF000_0FFF 0xF000_1000	DWT	-	
			0xF000_1FFF 0xF000_2000		-	
			0_F000_2000	Customer ROM table		
			0x7000_3000	MCM	1	
			0xF000_3FFF 0xF000_4000	MMDVSQ	1	
			0xF000_4FFF		-	
			0×F000_6000	Reserved	-	
			0xF000_6FFF	CTI		
			\	Reserved		
			0xF800_0000	IO port	1	
			0xF800_0FFF	N I I I I I I I I I I I I I I I I I I I	J	

Figure 6. Memory map (CM0+)

3 Pinouts

3.1 K32 subfamily pinout

176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
C1	PTB3	LPADC0 _SE0	LPADC0 _SE0	PTB3	LPSPI0_ PCS3	LPUART 1_TX	I2S0_TX _FS	FB_AD10	TPM0_C H1	—
C2	PTB4/ LLWU_P 6	LPADC0 _SE1	LPADC0 _SE1	PTB4/ LLWU_P 6	LPSPI0_ SCK	LPUART 1_CTS	I2S0_TX _BCLK	FB_AD9	TPM0_C H2	—
D2	PTB5	DISABLE D	_	PTB5	LPSPI0_ SOUT	LPUART 1_RTS	I2S0_MC LK	FB_AD8	TPM0_C H3	—
E1	PTB6/ LLWU_P 7	DISABLE D	_	PTB6/ LLWU_P 7	LPSPI0_ PCS2	LPI2C1_ SDA	I2S0_RX _BCLK	FB_AD7	TPM0_C H4	—
E2	PTB7/ LLWU_P 8	LPADC0 _SE2	LPADC0 _SE2	PTB7/ LLWU_P 8	LPSPI0_ SIN	LPI2C1_ SDAS	I2S0_RX _FS	FB_AD6	TPM0_C H5	—
F5	PTB8/ LLWU_P 9	DISABLE D	—	PTB8/ LLWU_P 9	LPSPI0_ PCS0	LPI2C1_ SCLS	I2S0_RX D0	FB_AD5	—	LPTMR0 _ALT1
F4	PTB9	LPADC0 _SE3	LPADC0 _SE3	PTB9/ SPM_LP REQ	LPSPI0_ PCS1	LPI2C1_ SCL	I2S0_RX D1	FB_RW_ b	_	FXIO0_D 0
D5	VSS	VSS	VSS	—		—	—		_	—
C9	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—
G6	PTB11	DISABLE D	—	PTB11	LPUART 2_RX	LPI2C1_ SDAS	LPI2C0_ SDA	FB_AD27	—	FXIO0_D 1
G4	PTB12	DISABLE D	—	PTB12	LPUART 2_TX	LPI2C1_ SCLS	LPI2C0_ SCL	FB_AD26	TPM3_C LKIN	FXIO0_D 2
G3	PTB13	DISABLE D	—	PTB13	LPUART 2_CTS	LPI2C1_ SDA	LPI2C0_ SDAS	FB_AD25	TPM3_C H0	FXIO0_D 3
G2	PTB14	DISABLE D	—	PTB14	LPUART 2_RTS	LPI2C1_ SCL	LPI2C0_ SCLS	FB_AD24	TPM3_C H1	FXIO0_D 4
G1	PTB15	DISABLE D	_	PTB15	_	LPI2C1_ HREQ	LPI2C3_ SCL	FB_CS5_ b/ FB_TSIZ 1/ FB_BE23 _16_b	TPM0_C LKIN	FXIO0_D 5

Table 13. K32 Pinout

176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
H5	PTB16/ LLWU_P 10	DISABLE D		PTB16/ LLWU_P 10		LPUART 3_CTS	LPI2C3_ SDA	FB_CS4_ b/ FB_TSIZ 0/ FB_BE31 _24_b		FXIO0_D 6
К5	PTB17	DISABLE D	_	PTB17	_	LPUART 3_RTS	LPI2C3_ SCLS	FB_TBST _b/ FB_CS2_ b/ FB_BE15 _8_b	_	FXIO0_D 7
H2	PTB18	DISABLE D	—	PTB18	LPSPI1_ PCS1	LPUART 2_RX	LPI2C3_ SDAS	FB_CS3_ b/ FB_BE7_ 0_b	FB_TA_b	FXIO0_D 8
K4	PTB19	DISABLE D	_	PTB19	LPSPI1_ PCS3	LPUART 2_TX	_	FB_ALE/ FB_CS1_ b/ FB_TS_b	TPM1_C LKIN	FXIO0_D 9
J1	PTB20/ LLWU_P 11	DISABLE D	—	PTB20/ LLWU_P 11	LPSPI1_ SCK	LPUART 2_CTS	_	FB_CS0_ b	TPM1_C H0	FXIO0_D 10
J2	PTB21	DISABLE D	—	PTB21	LPSPI1_ SOUT	LPUART 2_RTS	LPI2C2_ HREQ	FB_AD4	TPM1_C H1	FXIO0_D 11
L1	PTB22/ LLWU_P 12	DISABLE D	_	PTB22/ LLWU_P 12	LPSPI1_ PCS2	LPUART 0_CTS	LPI2C2_ SDA	FB_AD3	TPM2_C LKIN	FXIO0_D 12
J4	VSS	VSS	VSS	—	—	—	—	—	—	—
J3	VDDIO1	VDDIO1	VDDIO1							
L2	PTB24	DISABLE D	—	PTB24	LPSPI1_ SIN	LPUART 0_RTS	LPI2C2_ SCL	FB_AD2	EWM_IN	FXIO0_D 13
L6	PTB25/ LLWU_P 13	DISABLE D	—	PTB25/ LLWU_P 13	LPSPI1_ PCS0	LPUART 0_RX	LPI2C2_ SDAS	FB_AD1	EWM_O UT_b	FXIO0_D 14
L4	PTB26	DISABLE D	—	PTB26	USB0_S OF_OUT	LPUART 0_TX	LPI2C2_ SCLS	FB_AD0	LPCMP0 _OUT	—
M4	PTB28/ LLWU_P 14	DISABLE D	—	PTB28/ LLWU_P 14		LPUART 3_RX	I2S0_TX D0	FB_A16		FXIO0_D 15
L3	PTB29	DISABLE D	—	PTB29	—	LPUART 3_TX	I2S0_TX _FS	FB_A17	—	FXIO0_D 16
M5	PTB30	DISABLE D	—	PTB30	—	—	I2S0_TX _BCLK	FB_A18	—	—
M7	PTB31	DISABLE D	—	PTB31		—	I2S0_RX D0	FB_A19	—	—

 Table 13.
 K32 Pinout (continued)

Table 13.	K32	Pinout	(continued)
-----------	-----	--------	-------------

176	Pin	DEFAUL	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
VFBGA	Name	Т								
N1	PTC0	DISABLE D	—	PTC0	_	_	I2S0_RX _FS	FB_A20	—	_
M2	PTC1	DISABLE D	—	PTC1	—	—	I2S0_RX _BCLK	FB_A21	—	—
N3	VSS	VSS	VSS		_	_				—
J10	VDDIO1	VDDIO1	VDDIO1	_	—	—		—		—
N2	PTC7/ LLWU_P 15	LPCMP0 _IN0	LPCMP0 _IN0	PTC7/ LLWU_P 15	LPSPI0_ PCS3	LPUART 0_RX	LPI2C1_ HREQ	_	TPM0_C H0	LPTMR1 _ALT1
P3	PTC8	LPCMP0 _IN1	LPCMP0 _IN1	PTC8	LPSPI0_ SCK	LPUART 0_TX	LPI2C0_ HREQ	—	TPM0_C H1	—
R1	PTC9/ LLWU_P 16	LPADC0 _SE4/ LPCMP0 _IN2	LPADC0 _SE4/ LPCMP0 _IN2	PTC9/ LLWU_P 16	LPSPI0_ SOUT	LPUART 0_CTS	LPI2C0_ SDA	_	TPM0_C H2	LPTMR0 _ALT2
R2	PTC10	LPADC0 _SE5	LPADC0 _SE5	PTC10	LPSPI0_ PCS2	LPUART 0_RTS	LPI2C0_ SCL	—	TPM0_C H3	—
T1	PTC11/ LLWU_P 17	LPADC0 _SE6	LPADC0 _SE6	PTC11/ LLWU_P 17	LPSPI0_ SIN	LPI2C1_ SDA	LPI2C0_ SDAS	—	TPM0_C H4	EWM_IN
R3	PTC12/ LLWU_P 18	LPADC0 _SE7	LPADC0 _SE7	PTC12/ LLWU_P 18	LPSPI0_ PCS0	LPI2C1_ SCL	LPI2C0_ SCLS	_	TPM0_C H5	EWM_O UT_b
U1	VDD_DC DC	VDD_DC DC	VDD_DC DC	—	—	—	—	—	—	—
U2	LP	LP	LP	—	—	—	—	—	_	—
U3	GND	GND	GND	—	—	—	—	—	—	—
T4	LN	LN	LN		_			_		—
Т3	VOUT_A UX	VOUT_A UX	VOUT_A UX		—	—	—	—	—	—
T5	VOUT_C ORE	VOUT_C ORE	VOUT_C ORE		_	_	—	—	—	—
R9	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—
P9	VSS	VSS	VSS	—	—	—	—	—	—	—
N15	VDD_CO RE	VDD_CO RE	VDD_CO RE	—	—	—	—	—	—	—
P6	PTC27	DISABLE D	—	PTC27	—	—	—	—	TPM0_C H4	—
U5	PTC28	DISABLE D	—	PTC28	—	LPSPI0_ PCS1	—	—	TPM0_C H3	FXIO0_D 17
N6	PTC29	DISABLE D	—	PTC29	LPUART 1_RX	LPSPI0_ PCS3	_	_	TPM0_C H2	FXIO0_D 18

Tree Vire A New T A Pin D DEPAUL ALIO ALIT ALIT <t< th=""><th>4=0</th><th></th><th></th><th></th><th></th><th></th><th></th><th>, </th><th></th><th></th><th colspan="10"></th></t<>	4=0							, 												
D D L 1_TX SCK L H1 19 R5 VDDIO1 VDDIO1 VDDIO1 VDDIO1 VDDIO1 - 10 0	176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7									
R13 VSS VSS VSS VSS - 0 20 21 21 U7 PTD2 DISABLE - PTD2 SDHC0_ LPSP10_ - - - U1 21 23	R7	PTC30		_	PTC30			_	_											
T7 PTD0 DISABLE — PTD0 LPUART 1_CTS LPSPI0 SOUT — — TPM0_C H0 FX100_D 20 P7 PTD1 DISABLE — PTD1 LPUART LPSPI0_ SOUT — — EWM_IN FX100_D 20 U7 PTD2 DISABLE — PTD2 SDHC0_ D LPSPI0_ SNHC0_ D — — EMW_SIM 0_CLK — EWM_IN FX100_D 22 T8 PTD3 DISABLE D — PTD4 SDHC0_ D6 LPSPI0_ PCS3 EMVSIM 0_SKH — TPM2_C FX100_D 23 N8 PTD4 DISABLE D — PTD4 SDHC0_ D4 LPSPI2_ PCS3 EMVSIM 0_SCK — — FX100_D 24 N10 PTD6 LPADC0 _SE8 LPADC0 PTD6 SDHC0_ SDHC0_ _SE9 LPSPI2_ EMVSIM EMVSIM TRACE_ N0_IO TPM2_C FX100_D 26 U9 PTD6 LPADC0 LPADC0 PTD7 SDHC0_ _SE9 LPSPI2_ SOUT EMVSIM 0_SOLT TRACE_ TRACE_ SOLT TPM2_C FX100_D 26	R5	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—									
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	R13	VSS	VSS	VSS																
D D Image by the set of the se	T7	PTD0		—	PTD0			—	—											
Image: bit is a state of the stat	P7	PTD1		—	PTD1			—	—	EWM_IN										
D D <thd< th=""> D D D</thd<>	U7	PTD2		—	PTD2			—	—	_										
D D D D5 PCS1 0_{-RST} $(D)_{-RST}$ $(D)_$	Т8	PTD3			PTD3															
Image: Set in the section of the sectin of the sectin of the section of the section of the section of	N8	PTD4	D	—	PTD4				—	—										
$_$ SE9 $_$ SE9 D1 SCK 0_{-10} D3 H5 26 P10 PTD7 LPADC0 $_$ SE10 PTD7 SDHC0 LPSPI2 EMVSIM TRACE $_$ TPM2_C FXI00_D 27 T9 PTD8/ LPADC0 LPADC0 LPADC0 PTD8/ SDHC0 LPSPI2 LPI2C1 TRACE DPM2_C FXI00_D U11 PTD9 LPADC0 LPADC0 PTD9 SDHC0 LPSPI2 LPI2C1 TRACE DPM2_C FXI00_D U11 PTD9 LPADC0 LPADC0 PTD9 SDHC0 LPSPI2 LPI2C1 TRACE TPM2_C FXI00_D 2011 PTD10/ LPADC0 LPADC0 PTD10 SDHC0 LPSPI2 LPI2C1 TRACE TPM2_C FXI00_D 2011 PTD10/ LPADC0 LPADC0 PTD10 SDHC0 LPSP12 LPI2C1 TRACE TPM2_C FXI00_D 2011 VDD10 LPADC0 LPADC0 SDHC0 SCS<	N10	PTD5			PTD5	_		0_VCCE	_	_										
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	U9	PTD6			PTD6	_	_													
LLWU_P 19 SE11 SE11 LLWU_P 19 DCLK PCS2 SDAS D1 H3 28 U11 PTD9 LPADC0 _SE12 LPADC0 _SE12 PTD9 SDHC0_ CMD LPSP12_ SIN LP12C1_ SCLS TRACE_ D0 TPM2_C H2 FX100_D 29 P11 PTD10/ LLWU_P 20 LPADC0 _SE13 PTD10/ SE13 PTD10/ SE13 SDHC0_ D3 LPSP12_ PCS0 LP12C1_ SDA TRACE_ CLKOUT TPM2_C H1 FX100_D 30 R11 PTD11 LPADC0 _SE14 PTD11 SDHC0_ SE14 USB0_S D USB0_S LP12C1_ SDA CLKOUT TPM2_C H1 FX100_D 30 P5 VDDI01 VDD101 PTD11 SDHC0_ _SE14 USB0_S D PTD11 SDHC0_ D_S USB0_S LP12C1_ SCL CLKOUT TPM2_C H1 FX100_D 31 P5 VDDI01 VDD101 VDD101 -	P10	PTD7			PTD7															
Image: serie s	Т9	LLWU_P			LLWU_P		_													
LLWU_P 20 SE13 SE13 LLWU_P 20 D3 PCS0 SDA CLKOUT H1 30 R11 PTD11 LPADC0 LPADC0 PTD11 SDHC0_ USB0_S LPI2C1_ CLKOUT TPM2_C FXI00_D P5 VDDI01 VDDI01 VDDI01 — — — — — — — P13 VSS VSS VSS VSS — — — — — — — — — — — — — — — — — — …	U11	PTD9			PTD9				_											
Image: set 4 _set 4 _set 4 D2 OF_OUT SCL H0 31 P5 VDDI01 VDDI01 VDDI01 $$	P11	LLWU_P			LLWU_P															
P13 VSS VSS VSS Image: mail of the system of the sy	R11	PTD11			PTD11				CLKOUT											
N4 USB0_V USB0_V USB0_V USB0_V USB0_V Image: SS Image: SS <td>P5</td> <td>VDDIO1</td> <td>VDDIO1</td> <td>VDDIO1</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td>	P5	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—									
SSSSSSImage: SSSSImage: SSImage:	P13	VSS	VSS	VSS	—	—	—	—	—	—	—									
PPPImage: Constraint of the state of the	N4				—	—	—	—	—	—	—									
M M M Image: Model of the state of	T11				—	—	—	—	—	—	—									
U13 VREGIN VREGIN — # # # # <	T12				—	—	—	—	—	—	—									
U15 VDDA VDDA VDDA — — — — — — — —	T13	VOUT33	VOUT33	VOUT33	—	—	—	—	—	—	—									
	U13	VREGIN	VREGIN	VREGIN	—	—	—	—	—	—	—									
U16 VREFH VREFH VREFH — — — — — — — — —	U15	VDDA	VDDA	VDDA	_	_	—	—	—	—	—									
	U16	VREFH	VREFH	VREFH	—	—	—	—	—	—	—									

 Table 13.
 K32 Pinout (continued)

Table 13.	K32 Pinout	(continued)
-----------	------------	-------------

176	Pin	DEFAUL	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
T15	Name VREF_O UT	T VREF_O UT/ LPADC0 _SE15/ LPCMP0 _IN5/ LPCMP1 _IN5	VREF_O UT/ LPADC0 _SE15/ LPCMP0 _IN5/ LPCMP1 _IN5	-	—	—	—	-	-	-
U17 T16	VREFL VSSA	VREFL VSSA	VREFL VSSA							
T17	DAC0_O UT	DAC0_O UT/ LPADC0 _SE16/ LPCMP0 _IN3/ LPCMP1 _IN3	DAC0_O UT/ LPADC0 _SE16/ LPCMP0 _IN3/ LPCMP1 _IN3						_	_
R14	PTE0	LPCMP1 _IN4	LPCMP1 _IN4	PTE0	—	_	_	_	EWM_IN	—
R16	PTE1/ LLWU_P 21	LPADC0 _SE18	LPADC0 _SE18	PTE1/ LLWU_P 21	SDHC0_ D1	LPI2C0_ SDAS	LPSPI3_ PCS1	—	EWM_O UT_b	LPTMR1 _ALT2
P12	PTE2	LPADC0 _SE19	LPADC0 _SE19	PTE2	SDHC0_ D0	LPI2C0_ SCLS	LPSPI3_ PCS3	—	LPCMP1 _OUT	—
N12	PTE3/ LLWU_P 22	LPADC0 _SE20/ LPCMP1 _IN0	LPADC0 _SE20/ LPCMP1 _IN0	PTE3/ LLWU_P 22	SDHC0_ D7	LPI2C0_ SDA	LPSPI3_ SCK	_	TPM0_C LKIN	LPTMR0 _ALT3
M11	PTE4	LPADC0 _SE21/ LPCMP1 _IN1	LPADC0 _SE21/ LPCMP1 _IN1	PTE4	SDHC0_ D6	LPI2C0_ SCL	LPSPI3_ SOUT	CLKOUT	TPM1_C LKIN	—
R17	PTE5	LPCMP1 _IN2	LPCMP1 _IN2	PTE5	SDHC0_ DCLK	LPI2C0_ HREQ	LPSPI3_ PCS2	—	LPCMP1 _OUT	—
J8	VDD_CO RE	VDD_CO RE	VDD_CO RE	—	—	—	—	—	—	—
K10	VSS	VSS	VSS	—	—	—	—	—	—	—
D13	VDDIO2	VDDIO2	VDDIO2	—	—	—	—	—	—	—
P16	PTE8/ LLWU_P 23	LPADC0 _SE22	LPADC0 _SE22	PTE8/ LLWU_P 23	SDHC0_ D5	LPUART 3_RX	LPSPI3_ SIN		TPM1_C H0	LPTMR2 _ALT1
N16	PTE9/ LLWU_P 24	LPADC0 _SE23	LPADC0 _SE23	PTE9/ LLWU_P 24	SDHC0_ CMD	LPUART 3_TX	LPSPI3_ PCS0	—	TPM1_C H1	FXIO0_D 0

							,			
176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
M13	PTE10/ LLWU_P 25	DISABLE D	_	PTE10/ LLWU_P 25	SDHC0_ D4	LPUART 3_CTS	LPI2C3_ SDA	—	TPM3_C H0	LPTMR2 _ALT3
M14	PTE11	DISABLE D	—	PTE11	SDHC0_ D3	LPUART 3_RTS	LPI2C3_ SCL	—	TPM3_C H1	FXIO0_D 1
L12	PTE12/ LLWU_P 26	DISABLE D	—	PTE12/ LLWU_P 26	SDHC0_ D2	—	LPI2C3_ SDAS	—	TPM3_C LKIN	FXIO0_D 2
N17	PTE13	DISABLE D	—	PTE13	I2S0_TX _BCLK	—	LPI2C3_ SCLS	—	TPM3_C H0	FXIO0_D 3
L16	PTE14	DISABLE D	_	PTE14	l2S0_TX _FS	—	LPI2C3_ HREQ	—	TPM3_C H1	FXIO0_D 4
L17	PTE15	DISABLE D	—	PTE15	I2S0_TX D0	—	—	—	TPM3_C LKIN	FXIO0_D 5
L14	PTE16	DISABLE D	—	PTE16	I2S0_RX _BCLK	—	—	—	TPM2_C H0	FXIO0_D 6
L15	PTE17	DISABLE D	—	PTE17	l2S0_RX _FS	—	—	—	TPM2_C H1	FXIO0_D 7
K13	PTE18	DISABLE D	—	PTE18	I2S0_RX D0	—	—	—	TPM2_C H2	FXIO0_D 8
K16	PTE19	DISABLE D	—	PTE19	I2S0_MC LK	—	—	—	TPM2_C H3	FXIO0_D 9
J17	PTE21	DISABLE D	_	PTE21	I2S0_TX D1	USB0_S OF_OUT	—	—	TPM2_C H4	FXIO0_D 10
J16	PTE22	DISABLE D	—	PTE22	I2S0_RX D1	LPI2C3_ HREQ	—	—	TPM2_C H5	FXIO0_D 11
J14	VSS	VSS	VSS	—	—	—	—	—	—	—
J15	VDDIO2	VDDIO2	VDDIO2	_	_	—	—	—		—
H14	PTE27	DISABLE D	—	PTE27	LPUART 3_CTS	LPI2C3_ SDAS	—	—	—	FXIO0_D 28
G14	PTE28	DISABLE D	—	PTE28	LPUART 3_RTS	LPI2C3_ SCLS	—	—	—	FXIO0_D 29
G15	PTE29	DISABLE D	—	PTE29	LPUART 3_RX	LPI2C3_ SDA	—	—	—	FXIO0_D 30
G17	PTE30	DISABLE D	—	PTE30	LPUART 3_TX	LPI2C3_ SCL	—	—	TPM2_C LKIN	FXIO0_D 31
H13	TAMPER 3/ RTC_CL KOUT	TAMPER 3/ RTC_CL KOUT	TAMPER 3/ RTC_CL KOUT	_		_		_	—	—
G12	TAMPER 2/ RTC_CL KOUT	TAMPER 2/ RTC_CL KOUT	TAMPER 2/ RTC_CL KOUT	_	_	_	_	_	_	—

 Table 13.
 K32 Pinout (continued)

Table 13.	K32 F	Pinout	(continued)
-----------	-------	--------	-------------

176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
F13	TAMPER 1/ RTC_CL KOUT	TAMPER 1/ RTC_CL KOUT	TAMPER 1/ RTC_CL KOUT	_		_	_	_		—
F14	TAMPER 0/ RTC_WA KEUP_b	TAMPER 0/ RTC_WA KEUP_b	TAMPER 0/ RTC_WA KEUP_b	—	—	—	—	_	—	—
G16	VBAT	VBAT	VBAT	—	—	—	—	—	—	—
E17	XTAL32	XTAL32	XTAL32	—	—	—	—		—	—
E16	EXTAL32	EXTAL32	EXTAL32	—	—	—	—	—	—	—
E15	VSS	VSS	VSS	—	—	_	—	—	—	—
C17	NC ¹	NC	NC	—	—	_	—	—	—	_
B17	NC ¹	NC	NC	—	—	_	—	—	—	—
A16	VSS	VSS	VSS	—	—	—	—	—	—	—
A15	NC ¹	NC	NC		_		_	_	_	_
B13	NC ¹	NC	NC						_	_
A11	NC ¹	NC	NC					_	_	_
B11	NC ¹	NC	NC		_		_	_	_	_
C11	NC ¹	NC	NC			_		_	_	
D12	RESET_ b	RESET_ b	RESET_ b	_	—	—	—	_	—	—
B10	PTA0	NMI_b	—	PTA0	—	—	—	-	—	NMI_b
E12	PTA1/ LLWU_P 0	JTAG_T CLK/ SWD_CL K	_	PTA1/ LLWU_P 0	LPUART 0_CTS	LPI2C0_ SDAS	LPUART 1_CTS	-	_	JTAG_T CLK/ SWD_CL K
F11	PTA2/ LLWU_P 1	JTAG_T DI	_	PTA2/ LLWU_P 1	LPUART 0_RX	LPI2C0_ SDA	LPUART 1_RX		—	JTAG_T DI
D11	PTA3	JTAG_T DO/ SWD_S WO	_	PTA3	LPUART 0_TX	LPI2C0_ SCL	LPUART 1_TX	_	TPM0_C LKIN	JTAG_T DO/ SWD_S WO
B9	PTA4	JTAG_T MS/ SWD_DI O	_	PTA4	LPUART 0_RTS	LPI2C0_ SCLS	LPUART 1_RTS	—	LPCMP0 _OUT	JTAG_T MS/ SWD_DI O
H9	VDD_CO RE	VDD_CO RE	VDD_CO RE		_		_	_	_	—
E14	VSS	VSS	VSS	—	—	—	—	—	—	—
K9	VDDIO1	VDDIO1	VDDIO1	—	—	_	—	_	—	_

176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
E10	PTA9	DISABLE D	—	PTA9	LPI2C2_ SDAS	LPSPI3_ SCK	—	FB_A23	—	—
A9	PTA10	DISABLE D	—	PTA10	LPI2C2_ SCLS	LPSPI3_ SOUT	—	FB_A22	—	—
E8	PTA14	DISABLE D	—	PTA14	LPI2C2_ SDA	—	—	FB_AD23	LPCMP0 _OUT	—
A7	PTA15	DISABLE D	—	PTA15	LPI2C2_ SCL	—	—	FB_AD22	—	—
A17	VSS	VSS	VSS	—	—	—	—	—	—	—
E4	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—
F7	PTA17	DISABLE D	—	PTA17	LPI2C2_ HREQ	LPSPI3_ PCS1	EMVSIM 0_CLK	FB_AD21	_	
D8	PTA18	DISABLE D	—	PTA18	LPSPI2_ PCS1	LPSPI3_ PCS3	EMVSIM 0_RST	FB_AD20	—	—
D7	PTA19	DISABLE D	_	PTA19	LPSPI2_ PCS3	LPSPI3_ SCK	EMVSIM 0_VCCE N	FB_AD19	TPM2_C H5	_
C7	PTA20	DISABLE D	—	PTA20	LPSPI2_ SCK	LPSPI1_ PCS1	EMVSIM 0_IO	FB_AD18	TPM2_C H4	—
B7	PTA21	DISABLE D	—	PTA21	LPSPI2_ SOUT	—	EMVSIM 0_PD	FB_AD17	TPM2_C H3	—
B6	PTA22/ LLWU_P 2	DISABLE D	—	PTA22/ LLWU_P 2	LPSPI2_ PCS2	_	LPI2C2_ HREQ	FB_AD16	TPM2_C H2	—
E6	PTA23	DISABLE D	—	PTA23	LPSPI2_ SIN	LPSPI1_ PCS3	LPI2C2_ SDA	FB_AD15	TPM2_C H1	—
D6	PTA24	DISABLE D	—	PTA24	LPSPI2_ PCS0	LPSPI1_ SCK	LPI2C2_ SCL	FB_OE_b	TPM2_C H0	—
B5	PTA25	DISABLE D	—	PTA25	LPUART 1_RX	LPSPI3_ SOUT	LPI2C2_ SDAS	FB_AD31	—	—
A5	PTA26	DISABLE D	—	PTA26	LPUART 1_TX	LPSPI3_ PCS2	LPI2C2_ SCLS	FB_AD30	—	—
A3	PTA27	DISABLE D	—	PTA27	LPUART 1_CTS	LPSPI3_ SIN	—	FB_AD29	—	—
A2	PTA28	DISABLE D	—	PTA28	LPUART 1_RTS	LPSPI3_ PCS0	—	FB_AD28	—	—
A13	VSS	VSS	VSS							
E3	VDDIO1	VDDIO1	VDDIO1	—	—	—	—	—	—	—
A1	PTA30/ LLWU_P 3	DISABLE D	—	PTA30/ LLWU_P 3	LPUART 2_CTS	LPSPI1_ SOUT	—	FB_AD14	TPM1_C H0	LPTMR2 _ALT2
C4	PTA31	DISABLE	—	PTA31		LPSPI1_	—	FB_AD13	TPM1_C	—

Table 13. K32 Pinout (continued)

PCS2

H1

D

176 VFBGA	Pin Name	DEFAUL T	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
B3	PTB0	DISABLE D	—	PTB0	LPUART 2_TX	LPSPI1_ SIN	USB0_S OF_OUT	CLKOUT	TPM1_C LKIN	—
C3	PTB1/ LLWU_P 4	DISABLE D	_	PTB1/ LLWU_P 4	LPUART 2_RX	LPSPI1_ PCS0	I2S0_TX D1	FB_AD12	_	LPTMR1 _ALT3
B1	PTB2/ LLWU_P 5	DISABLE D	—	PTB2/ LLWU_P 5	LPSPI0_ PCS1	LPUART 1_RX	I2S0_TX D0	FB_AD11	TPM0_C H0	—
B14	VSS	VSS	VSS	_	—	—	—	—	—	—
B15	VSS	VSS	VSS	—	—	—	—	_	—	—
B16	VSS	VSS	VSS	—	—	—	—	—	—	—
C5	VSS	VSS	VSS	—	—	—	—	—	—	—
C13	VSS	VSS	VSS	—	—	—	—	_	—	—
C15	VSS	VSS	VSS	_	—	—	—	—	—	—
C16	VSS	VSS	VSS	—	—	—	—	—	—	—
D9	VSS	VSS	VSS	—	—	—	—	—	—	—
D15	VSS	VSS	VSS	_	—	—	—	—	—	—
F16	VSS	VSS	VSS	—	—	—	—	—	—	—
H8	VSS	VSS	VSS	—	—	—	—	—	—	—
H10	VSS	VSS	VSS	_	—	—				—
K8	VSS	VSS	VSS	_	—	—	—	—	—	—
N14	VDD_CO RE	VDD_CO RE	VDD_CO RE		—	—	—	—	—	-
R15	VSSA	VSSA	VSSA	—	—	—	—	—	—	—
T2	VDD_DC DC	VDD_DC DC	VDD_DC DC	—	—	—	—	—	—	—
B2	PTA30/ LLWU_P 3	DISABLE D		PTA30/ LLWU_P 3	LPUART 2_CTS	LPSPI1_ SOUT	_	FB_AD14	TPM1_C H0	LPTMR2 _ALT2

Table 13.	K32	Pinout ((continued)
-----------	-----	----------	-------------

1. The NC pins must be floating.

Pinouts

3.2 Pin properties

The following table lists the pin properties.

								-				
176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
C1	PTB3	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
C2	PTB4/ LLWU_ P6	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
D2	PTB5	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
E1	PTB6/ LLWU_ P7	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
E2	PTB7/ LLWU_ P8	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
F5	PTB8/ LLWU_ P9	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
F4	PTB9	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
D5	VSS	-	—	—	—	—	—	—	—	—		
C9	VDDIO1	-	—	—	—	-	-	—	—	-	—	—
G6	PTB11	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
G4	PTB12	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
G3	PTB13	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
G2	PTB14	ND	Hi-Z	N	PD	FS	Ν	N	Y	Y	N	N
G1	PTB15	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
H5	PTB16/ LLWU_ P10	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
K5	PTB17	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
H2	PTB18	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N

Table 14. Pin properties

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
K4	PTB19	ND	Hi-Z	N	PD	FS	Ν	N	Υ	Y	N	Ν
J1	PTB20/ LLWU_ P11	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
J2	PTB21	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
L1	PTB22/ LLWU_ P12	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
J4 ¹	VSS		_	—	—	—	_	—	—	_	_	—
J3	VDDIO1	—	—	—	—	—	—	—	—	—	—	—
L2	PTB24	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
L6	PTB25/ LLWU_ P13	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
L4	PTB26	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
M4	PTB28/ LLWU_ P14	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
L3	PTB29	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
M5	PTB30	ND	Hi-Z	N	PD	FS	Ν	N	Y	Y	N	Ν
M7	PTB31	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	Ν
N1	PTC0	ND	Hi-Z	N	PD	FS	Ν	N	Y	Y	N	Ν
M2	PTC1	ND	Hi-Z	N	PD	FS	Ν	N	Y	Y	N	Ν
N3 ¹	VSS	—	—	-	—	—	—	-	—	—	-	_
J10	VDDIO1	—	_	—	—	—	—	_	—	—	—	_
N2	PTC7/ LLWU_ P15	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
P3	PTC8	HD	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Υ	Ν	Y

Table 14. Pin properties (continued)

Table 14.	Pin	properties	(continued)
-----------	-----	------------	-------------

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
R1	PTC9/ LLWU_ P16	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
R2	PTC10	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
T1	PTC11/ LLWU_ P17	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
R3	PTC12/ LLWU_ P18	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
U1	VDD_D CDC	—	—	—		—	—	—	—	—	—	—
U2	LP	—	—	—	—	—	—	—	—	—	—	—
U3	GND	—	—	—	—	—	—	—	—	—	—	_
T4	LN	—	_		—		<u> </u>		—		_	—
тз	VOUT_ AUX	_	—	-		-	_	-		_	-	—
T5	VOUT_ CORE	—	_	_		_	—	_	—	_	—	—
R9	VDDIO1	—	—	—	—	—	—	—	—	—	—	—
P9	VSS	—	—	—	—	—	—	_	—	—	—	—
N15	VDD_C ORE	—	_	—					—	—	—	—
_	PTC26	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
P6	PTC27	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	Ν
U5	PTC28	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
N6	PTC29	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	Ν
R7	PTC30	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
R5	VDDIO1	—	—	—	—	—	—	—	—	—	—	—
R13	VSS		<u> </u>	<u> </u>	<u> </u>	<u> </u>	—	<u> </u>		—	<u> </u>	—

	1	1	1	1	1	· ·	```		,	1	1	<u> </u>
176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
T7	PTD0	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
P7	PTD1	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
U7	PTD2	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
T8	PTD3	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
N8	PTD4	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
N10	PTD5	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
U9	PTD6	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
P10	PTD7	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
Т9	PTD8/ LLWU_ P19	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
U11	PTD9	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
P11	PTD10/ LLWU_ P20	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
R11	PTD11	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Υ
P5	VDDIO1	—	—	—	—	-	—	-	—	—	—	_
P13 ¹	VSS	_	_	_	_	—	_	—	—	_	_	_
N4	USB0_ VSS	_	_	-	_		_	_	_	_	_	-
T11	USB0_ DP	_	_	_	_	_	-	_	_	_	_	-
T12	USB0_ DM	_	_	_	—	_	-	-	-	_	_	-
T13	VOUT3 3	_	_	-	—	_	-	-	-	_	_	-
U13	VREGI N	—	-	-	—	-	-	-	-	-	-	-
U15	VDDA	_	—	—	—	—	—	—	—	—	_	<u> </u>
U16	VREFH	_	_	_	_	—	_	—	—	_	_	

Table 14. Pin properties (continued)

Table 14.	Pin	properties	(continued)
-----------	-----	------------	-------------

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
T15	VREF_ OUT	-	-	_	-	-	—	-	-	-	-	—
U17	VREFL	—	_	_	_		—	—	—	—	—	—
T16	VSSA		_	—	—		—	—	—	—	—	—
T17	DAC0_ OUT	_	-	—	-	-	_	-	-	_	_	—
R14	PTE0	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
R16	PTE1/ LLWU_ P21	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
P12	PTE2	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
N12	PTE3/ LLWU_ P22	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
M11	PTE4	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
R17	PTE5	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
J8	VDD_C ORE	—	-	-	-	-	-	-	-	-	-	—
K10 ¹	VSS	—	_	—	—	—	—	—	—	—	—	_
D13	VDDIO2	—	—	—	—	—	—	—	—	—	—	—
P16	PTE8/ LLWU_ P23	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
N16	PTE9/ LLWU_ P24	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
M13	PTE10/ LLWU_ P25	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y
M14	PTE11	HD	Hi-Z	N	PD	FS	N	N	Y	Y	N	Y

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
L12	PTE12/ LLWU_ P26	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
N17	PTE13	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
L16	PTE14	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	Ν
L17	PTE15	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
L14	PTE16	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
L15	PTE17	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
K13	PTE18	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
K16	PTE19	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
J17	PTE21	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
J16	PTE22	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
J14 ¹	VSS	—	—	—	—	—	—	—	—	—	—	—
J15	VDDIO2	—	—	—	—	—	—	—	—	—	—	—
H14	PTE27	ND	Hi-Z	Ν	PD	FS	N	N	Y	Y	Ν	N
G14	PTE28	ND	Hi-Z	Ν	PD	FS	N	Ν	Y	Y	N	N
G15	PTE29	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Ν	Ν
G17	PTE30	ND	Hi-Z	Ν	PD	FS	Ν	Ν	Y	Y	Ν	Ν
H13	TAMPE R3	ND	Hi-Z	N	PU	FS	N	N	N	N	N	N
G12	TAMPE R2	ND	Hi-Z	N	PU	FS	N	N	N	N	N	N
F13	TAMPE R1/ RTC_C LKOUT	ND	Hi-Z	N	PU	FS	N	N	N	N	N	N

Table 14.	Pin	properties	(continued)
-----------	-----	------------	-------------

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
F14	TAMPE R0/ RTC_W AKEUP _b	ND	Hi-Z	N	PU	FS	N	N	N	N	N	Ν
G16	VBAT	—	—	—	_	—	—	_	—	—	_	—
E17	XTAL32	_	—	—	—	—	—	—	—	—	_	—
E16	EXTAL3 2	_	_	—	-	-	—	-	—	—	_	—
E15	VSS	_	—	—	—	_	—	—	—	—	—	—
C17	NC ²	—	_	—	_	—	—	—	—	—	—	—
B17	NC ²	—	—	—		—	—	—	—	—	—	—
A16	VSS	—	—	—	_		—	—	—	—	—	—
A15	NC ²	—	—	—	_	—	—	—	—	—	—	—
B13	NC ²	—	—	—	—	—	—	—	—	—	—	—
A11	NC ²	—	—	—	—		—	—	—	—	—	—
B11	NC ²	—	—	—	<u> </u>	—	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	—
C11	NC ²	—	—			—	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	—
D12	RESET _b	ND	Н	N	PU	<u> </u>	Y	<u> </u>	<u> </u>	—	_	—
B10	PTA0	ND	Н	Y	PU	FS	N	N	Y	Y	N	N
E12	PTA1/ LLWU_ P0	ND	L	Y	PD	FS	N	N	Y	Y	N	N
F11	PTA2/ LLWU_ P1	ND	Н	Y	PU	FS	N	N	Y	Y	N	N
D11	PTA3	ND	Н	Y	PU	FS	N	N	Y	Y	N	N
B9	PTA4	ND	Н	Y	PU	FS	N	N	Y	Y	N	N

	1	1	1	1	1	pi opoi	· ·	1	,	1		
176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
H9	VDD_C ORE	—	_	_	-	_	_	_	_	_	-	—
E14	VSS	—	_	—	_	—	—	—	—	—	—	—
K9	VDDIO1	_	—	—	_	—	_	—	—	<u> </u>	—	—
E10	PTA9	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A9	PTA10	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
E8	PTA14	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A7	PTA15	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A17 ¹	VSS	_	—	—	—	_	_		<u> </u>	—	—	_
E4	VDDIO1	_	—	_	_	_	_	_	_	_	—	_
F7	PTA17	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
D8	PTA18	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
D7	PTA19	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
C7	PTA20	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
B7	PTA21	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
B6	PTA22/ LLWU_ P2	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
E6	PTA23	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
D6	PTA24	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
B5	PTA25	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A5	PTA26	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A3	PTA27	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A2	PTA28	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
A13 ¹	VSS	_	-	<u> </u>	_	—	_	—	_	<u> </u>	<u> </u>	—
E3	VDDIO1	_	—	_	_	—	—	—	—	—	—	
A1	PTA30/ LLWU_ P3	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N

Table 14. Pin properties (continued)

Table 14.	Pin	properties	(continued)
-----------	-----	------------	-------------

176 VFBGA	Pin Name	Drive strength	Default status after POR	Pullup/ Pulldown enable after POR	Pullup/ pulldown selection after POR	Slew rate after POR	Passive pin filter after POR	Open drain enable at reset	Open drain enable control	Pin interrupt	Fast capability	Fast high drive
C4	PTA31	ND	Hi-Z	N	PD	FS	N	N	Y	Υ	N	Ν
B3	PTB0	ND	Hi-Z	N	PD	FS	N	N	Y	Y	Y	N
СЗ	PTB1/ LLWU_ P4	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
B1	PTB2/ LLWU_ P5	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N
B14	VSS	—	—	—	—		—		—	—	—	—
B15	VSS	—	_	—	—	—	—	_	—	—	—	—
B16	VSS	<u> </u>	_	—	<u> </u>		<u> </u>		—		_	—
C5 ¹	VSS	—	—	—	—		—		—	—	—	—
C13 ¹	VSS	—	_	—	—	—	—	_	—	—	_	—
C15 ¹	VSS	<u> </u>	_	—	<u> </u>		<u> </u>		—		_	—
C16 ¹	VSS	—	—	—	—		—		—	—	—	—
D9	VSS	—	—	—	—		—		—	—	—	—
D15	VSS		_	_	—	—	—	—	—	—	_	—
F16 ¹	VSS	—	—	—	—		—		—	—	—	—
H8 ¹	VSS	—	—	—	—		—		—	—	—	—
H10 ¹	VSS	—	—	—	—	—	—	—	—	—	—	—
K8	VSS	—	_	—	_	_	_	_	_	_	_	—
N14	VDD_C ORE	_	_	_	—	_	_	_	—	—	_	—
R15 ¹	VSSA	—	—	—	—	—	—	—	—	—	—	—
T2	VDD_D CDC	-	<u> </u>	_		- 	- 				<u> </u>	—
B2	PTA30/ LLWU_ P3	ND	Hi-Z	N	PD	FS	N	N	Y	Y	N	N

1. Optional, can be left as NC.

2. The NC pins must be floating.

Properties	Abbreviation	Descriptions
Driver strength	ND	Normal drive
	HD	High drive
Default status after POR	Hi-Z	High impendence
	Н	High level
	L	Low level
Pullup/ pulldown Enable after POR	Y	Enabled
	Ν	Disabled
Pullup/ pulldown selection after POR	PU	Pullup
	PD	Pulldown
Slew rate after POR	FS	Fast slew rate
	SS	Slow slew rate
Passive Pin Filter after POR	N	Disabled
	Y	Enabled
Open drain	N	Disabled ¹
	Y	Enabled
Pin interrupt	Y	Yes
Fast capability	N	Not support fast capability
	Y	Support fast capability
Fast high drive	N	Not support fast high drive
	Y	Support fast high drive

1. When an LPI2C module is enabled and a pin is functional for LPI2C, this pin is (pseudo-) open drain enabled. When an LPUART module is enabled and a pin is functional for LPUART, this pin is (pseudo-) open drain configurable.

3.3 Module signal description Tables

The following sections correlate the chip-level signal name with the signal name used in the module's chapter. They also briefly describe the signal function and direction.

3.3.1 Core modules

Chip signal name	Module signal name	Description	I/O
JTAG_TMS	TMS	Test mode select	Input
JTAG_TCLK	ТСК	Test clock	Input

Chip signal name	Module signal name	Description	I/O
JTAG_TDI	TDI	Test data in	Input
JTAG_TDO	TDO	Test data out	Output

Table 15. JTAG Arm signal descriptions (continued)

Table 16. SWD signal descriptions

Chip signal name	Module signal name	Description	I/O
SWD_DIO	SWD_DIO	Serial wire data input/output. The SWD_DIO pin is used by an external debug tool for communication and device control. This pin is pulled up internally.	Input / Output
SWD_CLK	SWD_CLK	Serial wire clock. This pin is the clock for debug logic when in the Serial Wire Debug mode. This pin is pulled down internally.	Input
SWD_SWO	SWD_SWO	Trace output over a single pin	Output

Table 17. TPIU signal descriptions

Chip signal name	Module signal name	Description	I/O
TRACE_CLKOUT	TRACECLK	Trace clock output from the Arm CoreSight debug block	0
TRACE_D[3:2]	TRACEDATA	Trace output data from the Arm CoreSight debug block used for 5- pin interface	0
TRACE_D[1:0]	TRACEDATA	Trace output data from the Arm CoreSight debug block used for both 5-pin and 3-pin interfaces	0

3.3.2 System modules

Table 18. System signal descriptions

Chip signal name	Module signal name	Description	I/O
NMI_b	_	Non-maskable interrupt	I
		NOTE: Driving the NMI signal low forces a non-maskable interrupt, if the NMI function is selected on the corresponding pin.	
RESET_b	—	Reset bi-directional signal	I/O
VDD_CORE	_	MCU power	I
VDDIO1	_	I/O rings power	I
VDDIO2	—	I/O rings power	I
VSS	—	MCU ground	I

Pinouts

Chip signal name	Module signal name	Description	I/O
VSSA	—	Analog ground	I

Table 18. System signal descriptions (continued)

Table 19. EWM signal descriptions

Chip signal name	Module signal name	Description	I/O
EWM_IN	EWM_in	EWM input for safety status of external safety circuits. The polarity of EWM_in is programmable using the EWM_CTRL[ASSIN] bit. The default polarity is active-low.	I
EWM_OUT_b	EWM_out	EWM reset out signal	0

Table 20. LLWU0 signal descriptions

Chip signal name	Module signal name	Description	I/O
LLWU_Pn (n=[31:0]	LLWU_Pn (n=[31:0]	External Pin Wakeup inputs	I

3.3.3 Memories and memory interfaces Table 21. FlexBus signal descriptions

Chip signal name	Module signal name	Description	I/O
FB_CLKOUT	FB_CLK	FlexBus Clock Output	0
FB_A[23:16]	FB_A[23:16]	This is the address and data bus	I/O
FB_AD[31:0]	FB_ADn	This is the address and data bus, FB_AD.	I/O
		The number of byte lanes carrying the data is determined by the port size associated with the matching chip-select.	
		The full 32-bit address is driven on the first clock of a bus cycle (address phase). After the first clock, the data is driven on the bus (data phase). During the data phase, the address is driven on the pins not used for data. For example, in 16-bit mode, the lower address is driven on FB_AD15–FB_AD0, and in 8-bit mode, the lower address is driven on FB_AD23–FB_AD0.	
FB_CSn_b (n=[5:0])	FB_CSn (n=[5:0])	General Purpose Chip-Selects—Indicate which external memory or peripheral is selected. A particular chip-select is asserted when the transfer address is within the external memory's or peripheral's address space, as defined in CSAR[BA] and CSMR[BAM].	0

Chip signal name	Module signal name	Description	I/O
FB_BE31_24_b FB_BE23_16_b FB_BE15_8_b FB_BE7_0_b	FB_BE_31_24, FB_BE_23_16, FB_BE_15_8, FB_BE_7_0	Byte Enables—Indicate that data is to be latched or driven onto a specific byte lane of the data bus. CSCR[BEM] determines if these signals are asserted on reads and writes or on writes only. For external SRAM or flash devices, the FB_BE outputs should be connected to individual byte strobe signals.	0
FB_OE_b	FB_OE	Output Enable—Sent to the external memory or peripheral to enable a read transfer. This signal is asserted during read accesses only when a chip-select matches the current address decode.	0
FB_RW_b	FB_R₩	Read/Write—Indicates whether the current bus operation is a read operation (FB_R/W high) or a write operation (FB_R/W low).	0
FB_TS_b	FB_TS	Transfer Start—Indicates that the chip has begun a bus transaction and that the address and attributes are valid.	0
FB_ALE	FB_ALE	Address Latch Enable—Indicates when the address is being driven on the FB_A bus (inverse of $\overline{FB_TS}$).	0
FB_TSIZn (n=[1:0])	FB_TSIZn (n=[1:0])	Transfer Size—Indicates (along with FB_TBST) the data transfer size of the current bus operation. The interface supports 8-, 16-, and 32-bit operand transfers and allows accesses to 8-, 16-, and 32-bit data ports.	0
FB_TA_b	FB_TA	Transfer Acknowledge—Indicates that the external data transfer is complete. When FB_TA is asserted during a read transfer, FlexBus latches the data and then terminates the transfer. When FB_TA is asserted during a write transfer, the transfer is terminated.	Η
FB_TBST_b	FB_TBST	Transfer Burst—Indicates that a burst transfer is in progress as driven by the chip. A burst transfer can be 2 to 16 beats depending on FB_TSIZ1–FB_TSIZ0 and the port size.	0

Table 21. FlexBus signal descriptions (continued)

3.3.4 Clock modules

Table 22. RTC OSC signal descriptions

Chip signal name	Module signal name	Description	I/O
EXTAL32	EXTAL32	32.768 kHz oscillator input	I
XTAL32	XTAL32	32.768 kHz oscillator output	0
3.3.5 Communication interfaces Table 23. EMVSIM signal descriptions

Chip signal name	Module signal name	Description	I/O
EMVSIM0_CLK	EMVSIM_SCLK	Card Clock. Clock to Smart Card.	0
EMVSIM0_RST	EMVSIM_SRST	Card Reset. Reset signal to Smart Card	0
EMVSIM0_VCCEN	EMVSIM_VCC_EN	Card Power Enable. This signal controls the power to Smart Card	0
EMVSIM0_IO	EMVSIM_IO	Card Data Line. Bi-directional data line.	I/O
EMVSIM0_PD	EMVSIM_PD	Card Presence Detect. Signal indicating presence or removal of card	I

Table 24. USB FS signal descriptions

Chip signal name	Module signal name	Description	I/O
USB0_DM	usb_dm	USB D- analog data signal on the USB bus.	I/O
USB0_DP	usb_dp	USB D+ analog data signal on the USB bus.	I/O
USB_SOF_OUT	_	USB start of frame signal. Can be used to make the USB start of frame available for external synchronization.	0
USB0_VSS	—	V _{SS} for USB0	—

Table 25. USB VREG signal descriptions

Chip signal name	Module signal name	Description	I/O
VOUT33	reg33_out	Regulator output voltage	0
VREGIN	vreg_in1	Unregulated power supply	I

Table 26. LPSPI0 signal descriptions

Chip signal name	Module signal name	Description	I/O
SPI0_SCK	SCK	Serial clock. Input in slave mode, output in master mode.	I/O
SPI0_PCS0	PCS[0]	Peripheral Chip Select. Input in slave mode, output in master mode.	I/O
SPI0_PCS1	PCS[1]	Peripheral Chip Select or Host Request. Host Request pin is selected when HREN=1 and HRSEL=0. Input in either slave mode or when used as Host Request, output in master mode.	I/O
SPI0_PCS2	PCS[2]	Peripheral Chip Select or data pin 2 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O

Chip signal name	Module signal name	Description	I/O
SPI0_PCS3	PCS[3]	Peripheral Chip Select or data pin 3 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI0_SOUT	SOUT	Serial Data Output. Can be configured as serial data input signal. Used as data pin 0 in quad-data and dual-data transfers.	I/O
SPI0_SIN	SIN	Serial Data Input. Can be configured as serial data output signal. Used as data pin 1 in quad-data and dual-data transfers.	I/O

Table 26. LPSPI0 signal descriptions (continued)

Table 27. LPSPI1 signal descriptions

Chip signal name	Module signal name	Description	I/O
SPI1_SCK	SCK	Serial clock. Input in slave mode, output in master mode.	I/O
SPI1_PCS0	PCS[0]	Peripheral Chip Select. Input in slave mode, output in master mode.	I/O
SPI1_PCS1	PCS[1]	Peripheral Chip Select or Host Request. Host Request pin is selected when HREN=1 and HRSEL=0. Input in either slave mode or when used as Host Request, output in master mode.	I/O
SPI1_PCS2	PCS[2]	Peripheral Chip Select or data pin 2 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI1_PCS3	PCS[3]	Peripheral Chip Select or data pin 3 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI1_SOUT	SOUT	Serial Data Output. Can be configured as serial data input signal. Used as data pin 0 in quad-data and dual-data transfers.	I/O
SPI1_SIN	SIN	Serial Data Input. Can be configured as serial data output signal. Used as data pin 1 in quad-data and dual-data transfers.	I/O

Table 28. LPSPI2 signal descriptions

Chip signal name	Module signal name	Description	I/O
SPI2_SCK	SCK	Serial clock. Input in slave mode, output in master mode.	I/O
SPI2_PCS0	PCS[0]	Peripheral Chip Select. Input in slave mode, output in master mode.	I/O
SPI2_PCS1	PCS[1]	Peripheral Chip Select or Host Request. Host Request pin is selected when HREN=1 and HRSEL=0. Input in either slave mode or when used as Host Request, output in master mode.	I/O
SPI2_PCS2	PCS[2]	Peripheral Chip Select or data pin 2 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O

Chip signal name	Module signal name	Description	I/O
SPI2_PCS3	PCS[3]	Peripheral Chip Select or data pin 3 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI2_SOUT	SOUT	Serial Data Output. Can be configured as serial data input signal. Used as data pin 0 in quad-data and dual-data transfers.	I/O
SPI2_SIN	SIN	Serial Data Input. Can be configured as serial data output signal. Used as data pin 1 in quad-data and dual-data transfers.	I/O

Table 28.	LPSPI2 signal	descriptions	(continued)	
-----------	---------------	--------------	-------------	--

Table 29. LPSPI3 signal descriptions

Chip signal name	Module signal name	Description	I/O
SPI3_SCK	SCK	Serial clock. Input in slave mode, output in master mode.	I/O
SPI3_PCS0	PCS[0]	Peripheral Chip Select. Input in slave mode, output in master mode.	I/O
SPI3_PCS1	PCS[1]	Peripheral Chip Select or Host Request. Host Request pin is selected when HREN=1 and HRSEL=0. Input in either slave mode or when used as Host Request, output in master mode.	I/O
SPI3_PCS2	PCS[2]	Peripheral Chip Select or data pin 2 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI3_PCS3	PCS[3]	Peripheral Chip Select or data pin 3 during quad-data transfers. Input in slave mode, output in master mode, input in quad-data receive transfers, output in quad-data transmit transfers.	I/O
SPI3_SOUT	SOUT	Serial Data Output. Can be configured as serial data input signal. Used as data pin 0 in quad-data and dual-data transfers.	I/O
SPI3_SIN	SIN	Serial Data Input. Can be configured as serial data output signal. Used as data pin 1 in quad-data and dual-data transfers.	I/O

Table 30. LPI2C0 signal descriptions

Chip signal name	Module signal name	Description	I/O
I2C0_SCL	SCL	LPI2C clock line. In 4-wire mode, this is the SCL input pin.	I/O
I2C0_SDA	SDA	LPI2C data line. In 4-wire mode, this is the SDA input pin.	I/O
LPI2C0_HREQ	HREQ	Host request, can initiate an LPI2C master transfer if asserted and the I2C bus is idle.	I
LPI2C0_SCLS	SCLS	Secondary I2C clock line. In 4-wire mode, this is the SCLS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SCL pin.	I/O
LPI2C0_SDAS	SDAS	Secondary I2C data line. In 4-wire mode, this is the SDAS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SDA pin.	I/O

Chip signal name	Module signal name	Description	I/O
I2C1_SCL	SCL	LPI2C clock line. In 4-wire mode, this is the SCL input pin.	I/O
I2C1_SDA	SDA	LPI2C data line. In 4-wire mode, this is the SDA input pin.	I/O
LPI2C1_HREQ	HREQ	Host request, can initiate an LPI2C master transfer if asserted and the I2C bus is idle.	I
LPI2C1_SCLS	SCLS	Secondary I2C clock line. In 4-wire mode, this is the SCLS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SCL pin.	I/O
LPI2C1_SDAS	SDAS	Secondary I2C data line. In 4-wire mode, this is the SDAS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SDA pin.	I/O

Table 31. LPI2C1 signal descriptions

Table 32. LPI2C2 signal descriptions

Chip signal name	Module signal name	Description	I/O
I2C2_SCL	SCL	LPI2C clock line. In 4-wire mode, this is the SCL input pin.	I/O
I2C2_SDA	SDA	LPI2C data line. In 4-wire mode, this is the SDA input pin.	I/O
LPI2C2_HREQ	HREQ	Host request, can initiate an LPI2C master transfer if asserted and the I2C bus is idle.	I
LPI2C2_SCLS	SCLS	Secondary I2C clock line. In 4-wire mode, this is the SCLS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SCL pin.	I/O
LPI2C2_SDAS	SDAS	Secondary I2C data line. In 4-wire mode, this is the SDAS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SDA pin.	I/O

Table 33. LPI2C3 signal descriptions

Chip signal name	Module signal name	Description	I/O
I2C3_SCL	SCL	LPI2C clock line. In 4-wire mode, this is the SCL input pin.	I/O
I2C3_SDA	SDA	LPI2C data line. In 4-wire mode, this is the SDA input pin.	I/O
LPI2C3_HREQ	HREQ	Host request, can initiate an LPI2C master transfer if asserted and the I2C bus is idle.	I
LPI2C3_SCLS	SCLS	Secondary I2C clock line. In 4-wire mode, this is the SCLS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SCL pin.	I/O
LPI2C3_SDAS	SDAS	Secondary I2C data line. In 4-wire mode, this is the SDAS output pin. If LPI2C master/slave are configured to use separate pins, this the LPI2C slave SDA pin.	I/O

Chip signal name	Module signal name	Description	I/O
LPUART0_CTS	CTS	Clear to Send.	I
LPUART0_RTS	RTS	Request to send.	0
LPUART0_TX	TXD	Transmit data. This pin is normally an output, but is an input (tristated) in single wire mode whenever the transmitter is disabled or transmit direction is configured for receive data.	I/O
LPUART0_RX	RXD	Receive data.	I

Table 34.	LPUART0 signal descriptions
-----------	-----------------------------

Table 35. LPUART1 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPUART1_CTS	CTS	Clear to Send.	I
LPUART1_RTS	RTS	Request to send.	0
LPUART1_TX	TXD	Transmit data. This pin is normally an output, but is an input (tristated) in single wire mode whenever the transmitter is disabled or transmit direction is configured for receive data.	I/O
LPUART1_RX	RXD	Receive data.	I

Table 36. LPUART2 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPUART2_CTS	CTS	Clear to Send.	I
LPUART2_RTS	RTS	Request to send.	0
LPUART2_TX	TXD	Transmit data. This pin is normally an output, but is an input (tristated) in single wire mode whenever the transmitter is disabled or transmit direction is configured for receive data.	I/O
LPUART2_RX	RXD	Receive data.	I

Table 37.	LPUART3 signal	descriptions
-----------	----------------	--------------

Chip signal name	Module signal name	Description	I/O
LPUART3_CTS	CTS	Clear to Send.	I
LPUART3_RTS	RTS	Request to send.	0
LPUART3_TX	TXD	Transmit data. This pin is normally an output, but is an input (tristated) in single wire mode whenever the transmitter is disabled or transmit direction is configured for receive data.	I/O
LPUART3_RX	RXD	Receive data.	I

Chip signal name	Module signal name	Description	I/O
SDHC0_DCLK	CLK	Clock for MMC/SD/SDIO card	0
SDHC0_CMD	CMD	CMD line connect to card	I/O
SDHC0_D0	DAT0	DAT0 line in all modes. Also used to detect busy state	I/O
SDHC0_D1	DAT1	DAT1 line in 4/8-bit mode.Also used to detect interrupt in 1/4-bit mode	I/O
SDHC0_D2	DAT2	DAT2 line or Read Wait in 4-bit mode. Read Wait in 1-bit mode	I/O
SDHC0_D3	DAT3	DAT3 line in 4/8-bit mode or configured as card detection pin. May be configured as card detection pin in 1-bit mode	I/O
SDHC0_D4	DAT4	DAT4 line in 8-bit mode. Not used in other modes	I/O
SDHC0_D5	DAT5	DAT5 line in 8-bit mode. Not used in other modes	I/O
SDHC0_D6	DAT6	DAT6 line in 8-bit mode. Not used in other modes	I/O
SDHC0_D7	DATA7	DAT7 line in 8-bit mode.Not used in other modes	I/O

Table 38. SDHC signal descriptions

Table 39. I²S0 signal descriptions

Chip signal name	Module signal name	Description	I/O
I2S0_TX_BCLK	SAI_TX_BCLK	Transmit Bit Clock. The bit clock is an input when externally generated and an output when internally generated.	I/O
I2S0_TX_FS	SAI_TX_SYNC	Transmit Frame Sync. The frame sync is an input sampled synchronously by the bit clock when externally generated and an output generated synchronously by the bit clock when internally generated.	I/O
I2S0_TX_Dn n=[1:0]	SAI_TX_DATA[1:0]	Transmit Data. The transmit data is generated synchronously by the bit clock and is tristated whenever not transmitting a word.	0
I2S0_RX_BCLK	SAI_RX_BCLK	Receive Bit Clock. The bit clock is an input when externally generated and an output when internally generated.	I/O
I2S0_RX_FS	SAI_RX_SYNC	Receive Frame Sync. The frame sync is an input sampled synchronously by the bit clock when externally generated and an output generated synchronously by the bit clock when internally generated.	I/O
I2S0_RX_Dn	SAI_RX_DATA[1:0]	Receive Data. The receive data is sampled synchronously by the bit clock.	I
I2S0_MCLK	MCLK_EN	Audio Master Clock.	I

Table 40. FlexIO signal descriptions

Chip signal name	Module signal name	Description	I/O
FXIO0_Dn (n=[31:0]	FXIO_Dn (n=[31:0]	Bidirectional FlexIO Shifter and Timer pin inputs/outputs	I/O

3.3.6 Analog

Table 41. LPADC0 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPADC0_SE[23:0]	CHnA (n=[23:0]	A-side Analog Channel Inputs	I
VDDA	VDDA	Analog Power Supply	I
VSSA	VSSA	Analog Ground	I

Table 42. LPCMP0 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPCMP0_IN[5:0]	IN[5:0]	Analog voltage inputs	I
LPCMP0_OUT	CMPO	Comparator output	0

Table 43. LPCMP1 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPCMP1_IN[5:0]	IN[5:0]	Analog voltage inputs	I
LPCMP1_OUT	CMPO	Comparator output	0

Table 44. LPDAC0 signal descriptions

Chip signal name	Module signal name	Description	I/O
DAC0_OUT	—	DAC output	0

Table 45. VREF signal descriptions

Chip signal name	Module signal name	Description	I/O
VREF_OUT	VREF_OUT	Internally-generated Voltage Reference output	0

3.3.7 Human-machine interfaces (HMI) Table 46. GPIO signal descriptions

Chip signal name	Module signal name	Description	I/O
PTA[31:0] ¹	PORTA31-PORTA0	General-purpose input/output	I/O
PTB[31:0] ¹	PORTB31-PORTB0	General-purpose input/output	I/O
PTC[31:0] ¹	PORTC31-PORTC0	General-purpose input/output	I/O
PTD[31:0] ¹	PORTD31-PORTD0	General-purpose input/output	I/O
PTE[31:0] ¹	PORTE31-PORTE0	General-purpose input/output	I/O

1. The available GPIO pins depends on the specific package. See the signal multiplexing section for which exact GPIO signals are available.

3.3.8 Timer modules

Table 47. LPTMR0 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPTMR0_ALT[3:1]	/ L	Pulse Counter Input - The LPTMR can select one of the input pins to be used in Pulse Counter mode.	I

Table 48. LPTMR1 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPTMR1_ALT[3:1]	/ L	Pulse Counter Input - The LPTMR can select one of the input pins to be used in Pulse Counter mode.	I

Table 49. LPTMR2 signal descriptions

Chip signal name	Module signal name	Description	I/O
LPTMR2_ALT[3:1]	· · ·	Pulse Counter Input - The LPTMR can select one of the input pins to be used in Pulse Counter mode.	I

Table 50.	TPM0	signal	descriptions
-----------	------	--------	--------------

Chip signal name	Module signal name	Description	I/O
TPM0_CH[5:0]		TPM channel. A TPM channel pin is configured as output when configured in an output compare or PWM mode and the TPM counter is enabled, otherwise the TPM channel pin is an input.	I/O

Chip signal name	Module signal name	Description	I/O
TPM0_CLKIN		External clock. TPM external clock can be selected to increment the counter on every rising edge synchronized to the counter clock.	I

Table 50. TPM0 signal descriptions (continued)

Table 51. TPM1 signal descriptions

Chip signal name	Module signal name	Description	I/O
TPM1_CH[1:0]	TPM_CHn (n=[1:0])	TPM channel. A TPM channel pin is configured as output when configured in an output compare or PWM mode and the TPM counter is enabled, otherwise the TPM channel pin is an input.	I/O
TPM1_CLKIN	TPM_EXTCLK	External clock. TPM external clock can be selected to increment the counter on every rising edge synchronized to the counter clock.	I

Table 52. TPM2 signal descriptions

Chip signal name	Module signal name	Description	I/O
TPM2_CH[5:0]	TPM_CHn (n=[5:0])	TPM channel. A TPM channel pin is configured as output when configured in an output compare or PWM mode and the TPM counter is enabled, otherwise the TPM channel pin is an input.	I/O
TPM2_CLKIN	TPM_EXTCLK	External clock. TPM external clock can be selected to increment the counter on every rising edge synchronized to the counter clock.	I

Table 53. TPM3 signal descriptions

Chip signal name	Module signal name	Description	I/O
TPM3_CH[1:0]	TPM_CHn (n=[1:0])	TPM channel. A TPM channel pin is configured as output when configured in an output compare or PWM mode and the TPM counter is enabled, otherwise the TPM channel pin is an input.	I/O
TPM3_CLKIN	TPM_EXTCLK	External clock. TPM external clock can be selected to increment the counter on every rising edge synchronized to the counter clock.	I

Table 54. RTC signal descriptions

Chip signal name	Module signal name	Description	I/O
EXTAL32	EXTAL32	32.768 kHz oscillator input	I

Chip signal name	Module signal name	Description	I/O
XTAL32	XTAL32	32.768 kHz oscillator output	0
RTC_CLKOUT	RTC_CLKOUT	Prescaler square-wave output or 32kHz crystal clock	0
RTC_WAKEUP_b	RTC_WAKEUP	Active low wakeup for external device	0

Table 54. RTC signal descriptions (continued)

3.3.9 Security modules

Table 55. Tamper detect signal descriptions

Chip signal name	Module signal name	Description	I/O
TAMPER[3:0] ¹	RTC_TAMPER[3:0]	Tamper pin input	I

 The TAMPER signals have dedicated pins and are not included in the JTAG boundary scan. TAMPER0 is an exception because it is priority muxed with the RTC_WAKEUP_b function. If TAMPER0 is enabled as either an input or output, the RTC_WAKEUP_b function is disabled. The RTC_WAKEUP_b pin can be configured to assert on a Tamper Detect, if the RTC enables the Drylce tamper detect interrupt.

3.4 Pinouts diagram

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17A	
	PTA30/ LLWU_P3	PTA28	PTA27	NC	PTA26	NC	PTA15	NC	PTA10	NC	NC	NC	VSS	NC	NC	VSS	VSS	А
В	PTB2/LL WU_P5	PTA30/ LLWU_P3	PTB0	NC	PTA25	PTA22/L LWU_P2	PTA21	NC	PTA4	PTA0	NC	NC	NC	VSS	VSS	VSS	NC	В
С	PTB3	PTB4/LL WU_P6	PTB1/LL WU_P4	PTA31	VSS	NC	PTA20	NC	VDDIO1	NC	NC	NC	VSS	NC	VSS	VSS	NC	С
D	NC	PTB5	NC	NC	VSS	PTA24	PTA19	PTA18	VSS	NC	PTA3	RESET_b	VDDIO2	NC	VSS	NC	NC	D
Е		.PTB7/LL WU_P8		VDDIO1	NC	PTA23	NC	PTA14	NC	PTA9		PTA1/ LLWU_P	0 NC	VSS	VSS	EXTAL3	2 XTAL32	Е
F	NC	NC	NC	PTB9	PTB8/LL WU_P9	NC	PTA17	NC	NC	NC	PTA2/LL WU_P1	NC	TAMPER1/ RTC_CLKOI	TAMPER0 柄TC_WAKEU	_{IP} NC	VSS	NC	F
G	PTB15	PTB14	PTB13	PTB12	NC	PTB11	NC	NC	NC	NC	NC	TAMPER2	NC	PTE28	PTE29	VBAT	PTE30	G
н	NC	PTB18	NC	NC	PTB16/ LLWU_P1	NC 0	NC	VSS	VDD_CO RE	VSS	NC	NC	TAMPER3	PTE27	NC	NC	NC	н
J	PTB20 LLWU_P1	PTB21	VDDIO1	VSS	NC	NC	NC	VDD_CO RE	NC	VDDIO1	NC	NC	NC	VSS	VDDIO2	PTE22	PTE21	J
К	NC	NC	NC	PTB19	PTB17	NC	NC	VSS	VDDIO1	VSS	NC	NC	PTE18	NC	NC	PTE19	NC	К
L	PTB22/L WU_P12	L PTB24	PTB29	PTB26	NC	PTB25/L WU_P13	L NC	NC	NC	NC		PTE12/L WU_P26		PTE16	PTE17	PTE14	PTE15	L
М	NC	PTCI	NC	PTB28/L WU_P14	L PTB30	NC	PTB31	NC	NC	NC	PTE4	NC	PTE10/L WU_P2	L PTE11	NC	NC	NC	М
Ν	PTC0	PTC7/LL WU_P15	VSS	USB0_V SS	NT	PTC29	NT	PTD4	NT	PTD5	NT	PTE3/LL WU_P22	NT	VDD_CO RE	_	PTE9/LL WU_P24	PTE13	Ν
Ρ	NC	NC	PTC8	NC	VDDIO1	PTC27	PTD1	NC	VSS		PTD10/L WU_P20		VSS	NC	NC	PTE8/LL WU_P23	NC	Ρ
R	PTC9/LL WU_P16	PTC10	PTC12/L WU_P18		VDDIO1	NC	PTC30	NC	VDDIO1	NC	PTD11	NC	VSS	PTE0	VSSA	PTE1/LL WU_P21	PTE5	R
т	PTC11/L WU_P17		VOUT_ AUX	LN	VOUT_C ORE	NC	PTD0	PTD3	PTD8/LL WU_P19	NC	USB0_D P	USBO_D M	VOUT33	NC	VREF_0 UT	VSSA	DAC0_O UT	т
U	VDD_DC DC	ĿP	GND	NC	PTC28	NC	PTD2	NC	PTD6	NC	PTD9	NC	VREGIN	NC	VDDA	VREFH	VREFL	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	

Figure 7. VFBGA Pinout Diagram

3.5 Package dimensions

The following figures show the dimensions of the package options for the devices supported by this document.



Figure 8. 176 VFBGA package dimension

4 Electrical characteristics

4.1 Terminology and guidelines

4.1.1 Definitions

Key terms are defined in the following table:

Term	Definition				
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:				
	 Operating ratings apply during operation of the chip. Handling ratings apply when the chip is not powered. 				
	NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.				
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip				
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions				
Typical value	A specified value for a technical characteristic that:				
	 Lies within the range of values specified by the operating behavior Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions 				
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.				

4.1.2 Examples

Operating rating:

	9.			
Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3 AM	1.2	V
				-

Operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	v

6

Operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10 AM	70	130	μA

4.1.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	C°
V _{DDIOx}	Supply voltage	3.3	V



4.1.4 Relationship between ratings and operating requirements

4.1.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

4.2 Ratings

4.2.1 Thermal handling ratings

Table 56. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2.2 Moisture handling ratings

Table 57. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3		1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2.3 ESD handling ratings

Table 58. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

4.2.4 Voltage and current operating ratings

Table 59. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit	Note
V _{DD_DCDC}	MCU regulator input	-0.3	3.6	V	
V _{DDIOx}	Digital supply voltage	-0.3	3.6	V	
V_{DD_CORE}	Internal digital logic supply voltage	-0.3	1.47	V	
V _{DDA}	Analog supply voltage	V _{DDIO} - 0.3	V _{DDIO} + 0.3	V	1
V _{BAT}	RTC supply voltage	-0.3	3.6	V	
I _{DD}	Digital supply current	—	120	mA	
V _{IO}	IO pin input voltage	-0.3	$V_{DDIOx} + 0.3$	V	
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA	

Symbol	Description	Min.	Max.	Unit	Note
V _{USB_DP}	USB_DP input voltage	-0.3	3.63	V	
V _{USB_DM}	USB_DM input voltage	-0.3	3.63	V	
V _{REGIN}	USB regulator input	-0.3	6	V	

 Table 59.
 Voltage and current operating ratings (continued)

1. The V_{DDIO} here is the Maximum of V_{DDIO1} and $V_{\text{DDIO2}}.$

4.2.4.1 Required Power-On-Reset (POR) Sequencing

• V_{DDIO1} and V_{DD_CORE}



Figure 9. V_{DD_CORE}/ V_{DDIO1} Powering sequence

4.3 General

4.3.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + (V_{IH} - V_{IL}) / 2

Figure 10. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- $C_L=30$ pF loads
- Slew rate disabled
- Normal drive strength

4.3.2 Nonswitching electrical specifications

4.3.2.1 Voltage and current operating requirements

NOTE

The term ' V_{DDIO} ' in the following table refers to the associated supply rail (either V_{DDIO1} or V_{DDIO2}) of an input or output.

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD_DCDC} (R UN)	Supply of DCDC and AUXREG.	2.1	3.6	V	
V _{DD_CORE} (R UN)	Core and digital logic supply voltage for RUN mode	1.14	1.32	V	1
V _{DD_CORE} (H SRUN)	Core and digital logic supply voltage for HSRUN mode	1.33	1.47	V	
V _{DDIO1}	Supply for Ports A, B, C, D and CORELDO	1.71	3.6	V	
V _{DDIO2}	Supply for Port E	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
V _{DDIO} – V _{DDA}	V _{DDIO} -to-V _{DDA} differential voltage	-100	100	mV	2
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{IH}	Input high voltage				

 Table 60.
 Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{\text{DDIO}} \le 3.6 \text{ V}$	$0.7 \times V_{DDIO}$	—	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DDIO}} \le 2.7 \text{ V}$	$0.75 \times V_{DDIO}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V \leq V _{DDIO} \leq 3.6 V	—	$0.35 \times V_{DDIO}$	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DDIO}} \le 2.7 \text{ V}$	—	$0.3 \times V_{DDIO}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DDIO}$	—	V	
I _{ICIO}	IO pin negative DC injection current — single pin • V _{IN} < V _{SS} -0.3V	-5	_	mA	3
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins • Negative current injection	-25	_	mA	
V _{ODPU}	Open drain pullup voltage level	V _{DDIO}	V _{DDIO}	V	4
V _{RAM}	V _{DD_CORE} voltage required to retain RAM	1.14	_	V	

Table 60. Voltage and current operating requirements (continued)

- 1. The cores will still execute code in RUN if the core voltage is greater than 1.32 V. However full chip functionality is not guaranteed when in RUN mode and the core voltage is greater than 1.32 V. The core voltage must only be elevated to greater than 1.32 V when transitioning to HSRUN mode.
- 2. The V_{DDIO} here is the Maximum of V_{DDIO1} and V_{DDIO2}
- 3. All I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to the corresponding V_{DDIO} supply. If V_{IN} greater than V_{IO_MIN} (= V_{SS} -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V_{IO_MIN} V_{IN})/II_{ICIO}I.
- 4. Open drain outputs must be pulled to whichever supply voltage corresponds to that IO, either VDDIO1 or VDDIO2 as appropriate.

4.3.2.2 HVD, LVD and POR operating requirements

Table 61.	V _{DDIO1} supply HVD, LVD and POR Operating Ratings	

Characteristic	Symbol	Min	Тур	Max	Unit
High Voltage Detect (High Trip Point)	V _{HVDH}	_	3.72	—	V
High Voltage Detect (Low Trip Point)	V _{HVDL}	_	3.46	—	V
POR re-arm voltage	V _{POR}	0.8	1.1	1.5	V
Falling low-voltage detect threshold high range (LVDV=01)	V _{LVDH}	2.48	2.56	2.64	V
Low-voltage warning thresholds high range	V _{LVW1}	2.62	2.70	2.78	V
Level 1 falling (LVWV=00)	V _{LVW2}	2.72	2.80	2.88	
Level 2 falling (LVWV=01)					

Characteristic	Symbol	Min	Тур	Max	Unit
Low-voltage inhibit reset/recover hysteresis high range	V _{HYS}	_	60	_	mV
Falling low-voltage detect threshold low range (LVDV=00)	V _{LVDL}	1.54	1.60	1.66	V
Low-voltage warning thresholds low range Level 1 falling (LVWV=00) Level 2 falling (LVWV=01)	V _{LVW1} V _{LVW2}	1.74 1.84	1.80 1.90	1.86 1.96	V
Low-voltage inhibit reset/recover hysteresis low range	V _{HYS}	—	40	-	mV
Bandgap voltage reference voltage	V _{BG}	0.97	1.00	1.03	V

Table 61. V_{DDIO1} supply HVD, LVD and POR Operating Ratings (continued)

NOTE There is no LVD circuit for VDDIO2 domain

Table 62. Low Voltage Detect of V_{DD_CORE} supply

Characteristic	Symbol	Min	Тур	Max	Unit
Low Voltage Detect of V _{DD_CORE} supply ¹	V _{LVD_VDD_CORE}	0.95	1	1.08	V

1. There is no High Voltage Detect on $V_{\text{DD}_\text{CORE}}$

4.3.2.3 Voltage and current operating behaviors

NOTE

The term ' V_{DDIO} ' in the following table refers to the associated supply rail (either V_{DDIO1} or V_{DDIO2}) of an input or output.

Table 63.	Voltage and current operating behaviors
-----------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{OH}	Output high voltage — Normal drive pad					1
	• 2.7 V \leq V _{DDIO} \leq 3.6 V, I _{OH} = -5 mA	V _{DDIO} –			v	
	• 1.71 V \leq V _{DDIO} \leq 2.7 V, I _{OH} = -2.5 mA	0.5		_	v	
		V _{DDIO} – 0.5				
V _{OH}	Output high voltage — High drive pad					1
	• 2.7 V \leq V _{DDIO} \leq 3.6 V, I _{OH} = -20 mA • 1.71 V \leq V _{DDIO} \leq 2.7 V, I _{OH} = -10 mA	V _{DDIO} – 0.5		_	V V	
		V _{DDIO} – 0.5				

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{OHT}	Output high current total for all ports	_		100	mA	
V _{OL}	Output low voltage — Normal drive pad					1
	• 2.7 V \leq V _{DDIO} \leq 3.6 V, I _{OL} = 5 mA	_		0.5	v	
	• 1.71 V \leq V _{DDIO} \leq 2.7 V, I _{OL} = 2.5 mA	_		0.5	V	
V _{OL}	Output low voltage — High drive pad					1
	• 2.7 V \leq V _{DDIO} \leq 3.6 V, I _{OL} = 20 mA	_		0.5	v	
	• $1.71 \text{ V} \le \text{V}_{\text{DDIO}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 10 \text{ mA}$	_		0.5	V	
I _{OLT}	Output low current total for all ports	_		100	mA	
I _{IN}	Input leakage current (per pin) for full temperature range	_		1	μA	2
I _{IN}	Input leakage current (per pin) at 25 °C	_		0.025	μA	2
I _{IN}	Input leakage current (total all pins) for full temperature range	_		41	μA	2
I _{OZ}	Hi-Z (off-state) leakage current (per pin)	_		1	μA	
R _{PU}	Internal pullup resistors	20		50	kΩ	3

Table 63.	Voltage and current o	perating behaviors ((continued)

1. PTC[12:7], PTD[11:8], and PTE[11:10] I/O have both high drive and normal drive capability selected by the associated PORTx_PCRn[DSE] control bit. All other GPIOs are normal drive only. PTD[7:2], PTE[12,9:8,5:1], PTB[2,0] are also fast pins.

2. Measured at $V_{DDIO} = 3.6 V$

3. Measured at V_{DDIO} supply voltage = V_{DDIO} min and Vinput = V_{SS}

4.3.2.4 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration with only CPU0 in Run mode and CPU1 disabled:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- SCG configured in FIRC mode; peripheral functional clocks from FIRCDIV3_CLK and USB clock from FIRCDIV1_CLK

Table 64. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DDIO1} reaches 1.71 V and $V_{DD_{-}CORE}$ reaches 1.14 V to execution of the first instruction across the operating temperature range of the chip.	_	300	_	μs	1

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• VLLS0/VLLS1 → RUN	—	272	353.6	μs	
	• VLLS2/VLLS3 → RUN	_	13.1	17.0	μs	
	• LLS → RUN				F -	
		_	7.2	9.4	μs	
	• VLPS \rightarrow RUN					
		_	3.5	4.6	μs	
	• STOP \rightarrow RUN					
		—	3.5	4.6	μs	

 Table 64. Power mode transition operating behaviors (continued)

1. Normal boot (FTFE_FOPT[BOOT_MODE]=1 and FTFE_FOPT[BOOT_CLK]=1).

4.3.2.5 Power consumption operating behaviors

4.3.2.5.1 Power consumption operating behaviors in regulator mode

The current parameters in the table below are derived from

- code executing a while(1) loop from flash, unless otherwise noted
- Core and system clocks running at 48 MHz, bus and flash clocks running at 24 MHz
- LPFLL at 48 MHz
- VDD_DCDC connected to VDDIO1 and VDDIO2
- Core 0 is CM4 core and core 1 is CM0+ core

 Table 65.
 Power consumption operating behaviors in regulator mode

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)	-	CDC CDC=3.3V)	Unit	Notes
				Тур.	Мах	Тур.	Max		
IDD_DCDC	Active core in RUN	25	0	5.865	6.452	3.492	3.842	mA	
	Inactive core in STOP while (1) loop All		1	3.410	3.751	2.503	2.753		
	peripheral clocks		0&1	7.397	8.136	4.122	4.535		
	disabled Execution from	70	0	6.088	6.697	3.629	3.992		
	flash		1	3.592	3.951	2.619	2.881		
			0&1	7.675	8.443	4.289	4.718		
		85	0	6.406	7.046	3.786	4.164		
			1	3.813	4.195	2.736	3.009		
			0 & 1	8.069	8.876	4.475	4.923		
		105	0	7.086	7.794	3.068	4.612		

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)		DC DC=3.3V	Unit	Note
				Тур.	Max	Тур.	, Max		
			1	4.343	4.777	3.068	3.375		
			0 & 1	8.899	9.789	4.948	5.443		
	Active core in RUN	25	0	7.536	8.290	4.177	4.595	mA	
	Inactive core in STOP		1	4.767	5.244	3.042	3.347		
	while (1) loop All peripheral clocks enabled		0 & 1	10.275	11.302	5.322	5.854		
	Execution from flash	70	0	7.770	8.547	4.324	4.756		
			1	4.955	5.450	3.169	3.486		
			0&1	10.579	11.637	5.519	6.071		
		85	0	8.094	8.903	4.480	4.928		
			1	5.202	5.722	3.527	3.880		
			0 & 1	10.991	12.090	5.715	6.287		
		105	0	8.784	9.663	4.903	5.393		
			1	5.762	6.338	3.643	4.007		
			0 & 1	11.881	13.070	6.223	6.845		
DD_DCDC	Active core in RUN	25	0	5.246	5.771	3.199	3.519	mA	
	Inactive core in STOP while (1) loop Compute		1	2.822	3.104	2.230	2.453		
	Operation Execution from		0 & 1	6.663	7.329	3.779	4.157		
	flash	70	0	5.459	6.005	3.335	3.669		
			1	2.988	3.286	2.336	2.569		
			0 & 1	6.941	7.636	3.940	4.334		
		85	0	5.776	6.354	3.487	3.836		
			1	3.219	3.541	2.452	2.697		
			0 & 1	7.330	8.063	4.122	4.534		
		105	0	6.451	7.096	3.884	4.272		
			1	3.743	4.118	2.784	3.063		
			0 & 1	8.160	8.976	4.594	5.053		
DD_DCDC	Active core in RUN	25	0	5.345	5.879	3.499	3.849	mA	
	Inactive core in STOP Coremark benchmark		1	4.728	5.200	3.000	3.299		
	code Compute Operation		0 & 1	8.872	9.759	4.874	5.362		
	Execution from flash	70	0	5.578	6.135	3.630	3.993		
			1	4.815	5.296	3.110	3.421		
			0 & 1	8.986	9.885	5.050	5.555		
		85	0	6.211	6.832	3.742	4.116		
			1	5.062	5.568	3.107	3.417		
			0 & 1	9.542	10.496	5.0616	5.568		
		105	0	6.711	7.382	4.119	4.531		

Table 65.	Power	consumption	operating	behaviors in i	regulator mode	(continued)
-----------	-------	-------------	-----------	----------------	----------------	-------------

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)		DC DC=3.3V)	Unit	Note
				Тур.	Max	Тур.	, Max		
			1	5.657	6.222	3.444	3.789		
			0&1	10.212	11.234	5.654	6.219		
DD_DCDC	Active core in high speed	25	0	10.218	11.240	5.975	6.573	mA	
	RUN Inactive core in		1	5.338	5.872	3.562	3.919		
	STOP while (1) loop. All peripheral clocks		0&1	12.814	14.096	7.210	7.931		
	disabled. Execution from	70	0	10.563	11.620	6.183	6.801		
	flash Core V _{DD} = 1.4 V. Core clock = 72 MHz		1	5.660	6.226	3.732	4.105		
			0&1	13.199	14.518	7.438	8.182		
		85	0	11.073	12.181	6.425	7.068		
			1	6.118	6.730	3.947	4.342		
			0&1	13.691	15.060	7.685	8.454		
		105	0	12.068	13.275	7.053	7.759		
			1	7.087	7.796	4.534	4.988		
			0&1	14.687	16.156	8.338	9.172		
DD_DCDC	Active core in high speed	25	0	12.819	14.101	7.215	7.937	mA	
	RUN Inactive core in		1	7.439	8.183	4.512	4.963		
	STOP while (1) loop All peripheral clocks enabled		0&1	17.301	19.031	9.420	10.362		
	Execution from flash	70	0	13.214	14.535	7.448	8.193		
	Core Vdd = 1.4V Core clock = 72MHz		1	7.792	8.571	4.712	5.183		
			0&1	17.755	19.531	9.703	10.673		
		85	0	13.736	15.109	7.705	8.476		
			1	8.270	9.097	4.932	5.425		
			0&1	18.249	20.073	9.975	10.972		
		105	0	14.777	16.255	8.373	9.211		
			1	9.285	10.214	5.554	6.109		
			0&1	19.331	21.264	10.688	11.757		
DD_DCDC	Active core in high speed	25	0	9.474	10.422	5.592	6.152	mA	
	RUN Inactive core in STOP, Compute		1	4.635	5.098	3.205	3.525		
	Operation Execution from		0&1	11.935	13.128	6.752	7.428		
	flash Core Vdd = 1.4V	70	0	9.829	10.812	5.795	6.374		
	Core clock = 72MHz		1	4.966	5.463	3.373	3.711		
			0&1	12.315	13.546	6.980	7.678	_	
		85	0	10.319	11.350	6.032	6.635		
			1	5.394	5.933	3.584	3.942		
			0 & 1	12.807	14.087	7.226	7.949		
		105	0	11.309	12.440	6.655	7.320		

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)		DC DC=3.3V	Unit	Note
				Тур.	Max	Тур.	, Max		
			1	6.363	6.999	4.165	4.582		
			0 & 1	13.813	15.194	7.859	8.645		
DD_DCDC	Active core in high speed	25	0	10.232	11.255	5.963	6.559	mA	
	RUN Inactive core in		1	8.033	8.836	4.699	5.169		
	STOP Coremark benchmark code;		0 & 1	15.751	17.326	8.647	9.512		
	Execution from flash	70	0	10.347	11.382	6.265	6.892		
	Core Vdd = 1.4V Core clock = 72MHz		1	7.881	8.836	4.683	5.152		
			0&1	16.036	17.640	9.005	9.905		
		85	0	10.878	11.965	6.352	6.987		
			1	8.394	9.234	5.074	5.581		
			0&1	16.714	18.386	8.937	9.830		
		105	0	12.123	13.335	6.979	7.677		
			1	9.735	10.709	5.552	6.108		
			0&1	17.831	19.614	9.812	10.793		
DD_DCDC	Active core in WAIT	25	0	2.732	3.005	2.103	2.461	mA	
	Inactive core in STOP All		1	2.388	2.626	1.103	2.31		
	peripheral clocks disabled		0 & 1	3.231	3.554	2.43	2.675		
		70	0	2.938	3.232	2.359	2.595		
			1	2.553	2.809	2.214	2.436		
			0 & 1	3.487	3.836	2.579	2.837		
		85	0	3.234	3.557	2.506	2.756		
			1	2.784	3.063	2.326	2.558		
			0 & 1	3.853	4.239	2.746	3.020		
		105	0	3.903	4.332	2.893	3.211		
			1	3.740	3.667	2.653	2.945		
			0 & 1	4.672	5.186	3.203	3.556		
DD_DCDC	Active core in WAIT	25	0	4.398	4.838	2.902	3.193	mA	
	Inactive core in STOP All peripheral clocks enabled		1	3.740	4.114	2.637	3.901		
			0 & 1	6.100	6.710	3.587	3.946		
		70	0	4.610	5.071	3.034	3.337	_	
			1	3.921	4.313	2.754	3.029		
			0 & 1	6.382	7.021	3.754	4.129		
		85	0	4.917	5.409	3.175	3.493		
			1	4.168	4.585	2.876	3.163		
			0 & 1	6.770	7.447	2.935	4.328		
		105	0	5.587	6.201	3.578	3.972		

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)		DC DC=3.3V	Unit	Note
				Тур.	Max	Тур.	, Max		
			1	4.722	5.242	3.223	3.578		
		·	0&1	7.625	8.464	4.423	4.909		
IDD_DCDC	Both cores in PSTOP2	25		1.469	2.423			mA	
	Flash disabled	70		1.724	2.879				
		85		2.110	3.481				
	-	105		2.968	4.779				
IDD_DCDC	Active core in VLPR	25	0	0.813	0.894			mA	
	Inactive core in VLPS	·	1	0.448	0.493				
	while (1) loop All peripheral clocks	·	0&1	1.017	1.118				
	disabled Execution from	70	0	0.870	0.957				
	flash Slow IRC = 8 MHz Core = 8 MHz, bus = 4		1	0.498	0.548				
	MHz Flash = 1 MHz		0&1	1.076	1.184				
	-	85	0	0.941	1.036				
			1	0.570	0.628				
			0&1	1.149	1.264				
	-	105	0	1.113	1.224				
			1	0.741	0.815				
			0&1	1.324	1.457				
IDD_DCDC	Active core in VLPR	25	0	1.039	1.143			mA	
	Inactive core in VLPS		1	0.638	0.996				
	while (1) loop All peripheral clocks enabled		0&1	1.406	1.5466				
	Execution from flash	70	0	1.097	1.206				
	Slow IRC = 8 MHz Core = 8 MHz, bus = 4 MHz		1	0.690	1.132				
	Flash = 1 MHz		0 & 1	1.467	1.613				
		85	0	1.174	1.291				
			1	0.763	1.244				
			0 & 1	1.539	1.692				
		105	0	1.344	1.479				
			1	0.932	1.482				
			0 & 1	1.714	1.886				
IDD_DCDC	Active core in VLPR	25	0	0.785	0.864			mA	
_	Inactive core in VLPS		1	0.425	0.663				
	while (1) loop Compute Operation Execution from flash Slow IRC = 8 MHz		0 & 1	0.988	1.086				
		70	0	0.838	0.921				
	Core = 8 MHz, bus = 4 MHz Flash = 1 MHz		1	0.473	0.776				
			0&1	1.048	1.153				

Symbol	Description	Temp (°C)	Active core		DO CDC=3V)		DC DC=3.3V)	Unit	Notes
				Тур.	Мах	Тур.	Max		
		85	0	0.916	1.008				
			1	0.543	0.886				
			0&1	1.124	1.236				
		105	0	1.084	1.192				
			1	0.711	1.131				
			0&1	1.294	1.423				
I _{DD_DCDC}	Active core in VLPR	25	0	0.898	0.988			mA	
	Inactive core in VLPS Coremark benchmark		1	0.753	1.175				
	code Compute Operation		0&1	1.321	1.453				
	Execution from flash Slow IRC = 8 MHz Core	70	0	0.900	0.990				
	= 8 MHz, bus = 4 MHz		1	0.751	1.231				
	Flash = 1 MHz		0&1	1.457	1.602				
		85	0	0.976	1.074				
			1	0.848	1.382				
			0 & 1	1.569	1.726				
		105	0	1.154	1.270				
			1	1.054	1.676				
			0&1	1.704	1.875				
IDD_DCDC	Active core in VLPW	25	0	0.349	0.384			mA	
	Inactive core in VLPS All peripheral clocks		1	0.306	0.477				
	disabled Flash disabled		0&1	0.411	0.453				
	Slow IRC = 8 MHz Core	70	0	0.397	0.437				
	= 8 MHz, bus = 4 MHz Flash = 1 MHz		1	0.354	0.580				
			0 & 1	0.456	0.502				
		85	0	0.470	0.517				
			1	0.424	0.692				
			0 & 1	0.530	0.583				
		105	0	0.637	0.732				
			1	0.593	0.942				
			0 & 1	0.704	0.809				

4.3.2.5.2 Power consumption operating behaviors in bypass mode

The current parameters in the table below are derived from

- code executing a while(1)
- loop from flash, unless otherwise noted

- Core and system clocks running at 48 MHz, bus and flash clocks running at 24 MHz
- LPFLL at 48MHz
- Core 0 is the CM4 core and core 1 is the CM0+ core

Table 66. Power consumption operating behaviors in bypass mode

Symbol	Description	Temp	Active	C	ore	VDI	0101	VDI	0102	Uni
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Max	
I _{DD}	Active core in RUN	25	0	5.060	5.566	0.194	0.214	0.0000161	0.0000177	mA
	Inactive core in STOP		1	2.860	3.1460	0.194	0.214	0.0000148	0.0000163	
	while (1) loop All peripheral clocks		0&1	6.365	7.002	0.194	0.214	0.0000162	0.0000179	
	disabled Execution	70	0	5.275	5.803	0.200	0.220	0.000209	0.000230	
	from flash		1	3.020	3.322	0.200	0.220	0.000210	0.000231	
			0&1	6.605	7.266	0.200	0.220	0.000209	0.000230	
		85	0	5.460	6.006	0.204	0.225	0.000476	0.000524	
			1	3.205	3.526	0.204	0.225	0.000474	0.000522	
			0&1	6.870	7.557	0.204	0.225	0.000476	0.000524	
		105	0	5.970	6.567	0.214	0.235	0.00138	0.00151	
			1	3.620	3.982	0.214	0.236	0.00137	0.00151	
			0&1	7.475	8.223	0.214	0.235	0.00137	0.00151	
I _{DD}	Active core in RUN	25	0	6.485	7.134	0.194	0.214	0.0000153	0.0000168	m
	Inactive core in STOP		1	4.090	4.499	0.194	0.214	0.0000151	0.0000166	
	while (1) loop All peripheral clocks		0&1	8.685	9.554	0.194	0.213	0.0000154	0.0000170	
	enabled Execution	70	0	6.665	7.332	0.200	0.220	0.000210	0.000231	
	from flash		1	4.260	4.686	0.200	0.220	0.000209	0.000230	
			0&1	8.915	9.807	0.200	0.220	0.000210	0.000231	
		85	0	6.885	7.574	0.204	0.225	0.000474	0.000521	
			1	4.430	4.873	0.204	0.225	0.000473	0.000520	
			0&1	9.180	10.098	0.204	0.225	0.000473	0.000520	
		105	0	7.355	8.091	0.214	0.235	0.00137	0.00151	
			1	4.870	5.357	0.214	0.236	0.00137	0.00151	
			0&1	9.755	10.731	0.214	0.235	0.00138	0.00151	1
I _{DD}	Active core in RUN	25	0	4.570	5.027	0.138	0.152	0.0000151	0.0000166	m
	Inactive core in STOP		1	2.360	2.596	0.138	0.152	0.0000151	0.0000166	
	while (1) loop Compute Operation Execution		0&1	5.795	6.374	0.138	0.152	0.0000169	0.0000186	1
	from flash	70	0	4.770	5.247	0.144	0.158	0.000211	0.000232	1
			1	2.525	2.778	0.144	0.158	0.000210	0.000231	1
			0&1	6.035	6.639	0.144	0.158	0.000209	0.000230	1
		85	0	4.965	5.462	0.147	0.162	0.000472	0.000520	1
			1	2.700	2.970	0.147	0.162	0.000471	0.000518	

Symbol	Description	Temp	Active	C	ore	VD	0101	VDI	DIO2	Un
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Max	1
			0&1	6.290	6.919	0.147	0.162	0.000471	0.000519	
		105	0	5.495	6.045	0.157	0.173	0.00137	0.00150	1
			1	3.130	3.443	0.157	0.173	0.00137	0.00151	
			0&1	6.910	7.601	0.1567	0.173	0.00138	0.00151	
I _{DD}	Active core in RUN	25	0	5.210	5.731	0.138	0.152	0.0000155	0.0000171	m/
	Inactive core in STOP		1	3.820	4.202	0.138	0.152	0.0000145	0.0000160	
	Coremark benchmark code Compute		0&1	8.330	9.163	0.138	0.152	0.0000142	0.0000156	
	Operation Execution	70	0	5.645	6.210	0.144	0.158	0.000210	0.00023152	1
	from flash		1	4.000	4.400	0.144	0.158	0.000210	0.000231	1
			0&1	8.730	9.603	0.144	0.158	0.000208	0.000229	1
		85	0	5.810	6.391	0.147	0.162	0.000470	0.000517	-
			1	4.080	4.488	0.147	0.162	0.000470	0.000517	-
			0&1	9.095	10.005	0.147	0.162	0.000472	0.000519	1
		105	0	6.450	7.095	0.157	0.173	0.00138	0.00151	1
			1	4.620	5.082	0.157	0.173	0.00137	0.00151	1
			0&1	9.710	10.681	0.157	0.173	0.00138	0.00152	1
I _{DD}	Active core in high	25	0	9.205	10.126	0.534	0.587	0.0000155	0.0000170	m
	speed RUN Inactive		1	4.815	5.297	0.200	0.220	0.0000148	0.0000163	-
	core in STOP while (1) loop All peripheral		0&1	11.660	12.826	0.534	0.587	0.0000157	0.0000173	-
	clocks disabled	70	0	9.545	10.500	0.544	0.598	0.000210	0.000231	-
	Execution from flash		1	5.160	5.676	0.207	0.228	0.000211	0.000232	-
	Core Vdd = 1.4V Core clock = 72MHz		0&1	12.025		0.544	0.598	0.000211	0.000232	-
		85	0	9.880	10.868	0.549	0.604	0.000277	0.000517	-
			1	5.515	6.067	0.211	0.232	0.000468	0.000515	-
			0&1	12.360		0.549	0.232	0.000400	0.000521	-
		105	0	10.720		0.549	0.616	0.00134	0.000321	-
		105	1	6.355	6.991	0.221	0.243	0.00134	0.00147	-
			0&1	13.200		0.221	0.243	0.00133	0.00140	-
	Active core in high	25	0 2 1	11.670		0.534	0.587	0.000134	0.000147	m
I _{DD}	speed RUN Inactive	25	1	6.850	7.535	0.200	0.220	0.0000151	0.0000178	
	core in STOP while (1)		0&1	15.885		0.200	0.220	0.0000154	0.0000189	-
	loop All peripheral clocks enabled	70								-
	Execution from flash	70	0	12.040		0.544	0.598	0.000212	0.000233	
	Core Vdd = $1.4V$ Core		1	7.210	7.931	0.207	0.227	0.000211	0.000232	
clo	clock = 72MHz	05	0&1	16.255		0.544	0.598	0.000212	0.000233	
		85	0	12.385		0.549	0.603	0.000470	0.000517	
			1 0&1	7.580 16.615	8.338 18.277	0.211	0.232 0.603	0.000472 0.000472	0.000520	

Symbol	Description	Temp	Active	Co	ore	VDI	0101	VDI	0102	Uni
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Max	
		105	0	13.250	14.575	0.560	0.616	0.00134	0.00147	
			1	8.460	9.306	0.221	0.243	0.00134	0.00147	1
			0&1	17.495	19.245	0.560	0.616	0.00135	0.00148	1
I _{DD}	Active core in high	25	0	8.545	9.400	0.478	0.525	0.0000150	0.0000165	mA
	speed RUN Inactive core in STOP while (1)		1	4.180	4.598	0.145	0.159	0.0000155	0.0000171	1
	loop Compute		0&1	10.885	11.974	0.478	0.526	0.0000162	0.0000178	1
	Operation Execution	70	0	8.885	9.774	0.487	0.536	0.000209	0.000230	1
	from flash Core Vdd = 1.4V Core clock =		1	4.525	4.978	0.150	0.165	0.000210	0.000232	1
	72MHz		0&1	11.245	12.370	0.488	0.536	0.000211	0.000232	1
		85	0	9.220	10.142	0.492	0.541	0.000469	0.000516	1
			1	4.880	5.368	0.154	0.169	0.000467	0.000514	1
			0&1	11.585	12.744	0.492	0.541	0.000470	0.000517	
		105	0	10.080	11.088	0.503	0.553	0.00134	0.00147	1
			1	5.725	6.298	0.164	0.180	0.00134	0.00147	
			0&1	12.450	13.695	0.503	0.553	0.00134	0.00147	
I _{DD}	Active core in high	25	0	9.725	10.698	0.478	0.526	0.0000153	0.0000168	mA
	speed RUN Inactive core in STOP		1	6.955	7.651	0.144	0.159	0.0000156	0.0000171	
	Coremark benchmark		0&1	14.710	16.181	0.478	0.525	0.0000167	0.0000183	
	code Compute Operation Execution from flash Core Vdd =	70	0	9.235	10.159	0.487	0.536	0.000210	0.000231	
		from flash Core Vdd =		1	7.840	8.624	0.150	0.165	0.000210	0.000231
	1.4V Core clock =		0&1	15.015	16.517	0.487	0.536	0.000214	0.000235	
	72MHz	85	0	9.375	10.313	0.492	0.541	0.000469	0.000516	1
			1	7.690	8.459	0.154	0.169	0.000466	0.000513	
			0&1	15.305	16.836	0.492	0.541	0.000474	0.000521	
		105	0	11.035	12.139	0.503	0.553	0.00135	0.00148	1
			1	9.015	9.917	0.164	0.180	0.00134	0.00147	
			0&1	15.620	17.182	0.503	0.553	0.00135	0.00148	1
I _{DD}	Active core in WAIT	25	0	2.225	2.448	0.194	0.214	0.0000152	0.0000167	mA
	Inactive core in STOP All peripheral clocks		1	1.900	2.090	0.194	0.214	0.0000149	0.0000164	
	disabled		0&1	2.680	2.948	0.194	0.214	0.0000163	0.0000179	
		70	0	2.435	2.679	0.200	0.220	0.000208	0.000229	
			1	2.060	2.27	0.200	0.220	0.000207	0.000227	1
			0&1	2.935	3.229	0.200	0.220	0.000209	0.000230	1
		85	0	2.645	2.910	0.204	0.225	0.000467	0.000513	1
			1	2.225	2.448	0.204	0.225	0.000466	0.000513	1
			0&1	3.200	3.520	0.204	0.225	0.000465	0.000511	1
		105	0	3.190	3.541	0.214	0.238	0.00137	0.00151	1

 Table 66. Power consumption operating behaviors in bypass mode (continued)

Symbol	Description	Temp	Active	Co	ore	VDI	0101	VDI	0102	Uni		
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Max	1		
			1	2.665	2.958	0.214	0.238	0.00137	0.00152			
			0&1	3.880	4.307	0.214	0.238	0.00137	0.00152	1		
I _{DD}	Active core in WAIT	25	0	3.755	4.131	0.194	0.214	0.0000149	0.0000164	mA		
	Inactive core in STOP		1	3.155	3.471	0.194	0.214	0.0000158	0.0000173			
	All peripheral clocks disabled Flash		0&1	5.245	5.770	0.194	0.214	0.0000158	0.0000173			
	disabled	70	0	3.955	4.351	0.200	0.220	0.000209	0.000229			
			1	3.320	3.652	0.200	0.220	0.000210	0.000231			
			0&1	5.500	6.050	0.200	0.2200	0.000210	0.000231			
		85	0	4.155	4.571	0.204	0.225	0.000465	0.000512			
			1	3.500	3.850	0.204	0.225	0.000468	0.000515			
			0&1	5.745	6.320	0.204	0.225	0.000468	0.000514			
		105	0	4.690	5.206	0.214	0.238	0.00137	0.00152			
			1	3.940	4.373	0.214	0.238	0.00137	0.00152			
			0&1	6.405	7.110	0.214	0.237	0.00137	0.00152			
I _{DD}	Both cores in PSTOP2	25		0.695	1.147	0.518	0.855	0.0000153	0.0000252	mA		
	Flash disabled	70		0.961	1.605	0.547	0.913	0.000208	0.000347	1		
		85		1.235	2.038	0.568	0.938	0.000466	0.000768			
		105		1.950	3.140	0.621	1.000	0.00137	0.00221			
I _{DD}	Active core in VLPR	25	0	0.765	0.842	0.0562	0.0618	0.0000131	0.0000144	mA		
	Inactive core in VLPS		1	0.397	0.437	0.0562	0.0618	0.0000145	0.0000159			
	while (1) loop All peripheral clocks			0&1	0.967	1.064	0.0562	0.0618	0.0000142	0.0000157		
	disabled Execution	70	0	0.820	0.902	0.0597	0.0657	0.000209	0.000229			
	from flash Slow IRC = 8 MHz Core = 8 MHz,		1	0.449	0.494	0.0597	0.0657	0.000207	0.000228			
	bus = 4 MHz Flash = 1		0&1	1.025	1.128	0.0597	0.0657	0.000208	0.000228			
	MHz	85	0	0.874	0.961	0.063	0.0693	0.000471	0.000518			
			1	0.503	0.553	0.0630	0.0693	0.000468	0.000515			
			0&1	1.080	1.188	0.0631	0.0694	0.000468	0.000515			
		105	0	1.014	1.115	0.0726	0.0799	0.00136	0.00150			
			1	0.644	0.708	0.0727	0.0799	0.00136	0.00150			
			0&1	1.220	1.342	0.0727	0.0799	0.00136	0.00150			
I _{DD}	Active core in VLPR	25	0	0.990	1.089	0.0562	0.0618	0.0000143	0.0000157	mA		
	Inactive core in VLPS while (1) loop All		1	0.590	0.920	0.0562	0.0876	0.0000147	0.0000229	1		
	peripheral clocks		0&1	1.350	1.485	0.0562	0.0618	0.0000150	0.0000165	1		
er fro	from flash Slow IRC = 8 MHz Core = 8 MHz,	70	0	1.049	1.154	0.0597	0.0657 1	0.000207	0.000227	1		
			8 MHz Core = 8 MHz,	8 MHz Core = 8 MHz,		1	0.643	1.055	0.0597	0.0980	0.000208	0.000342
	MHz		0&1	1.410	1.551	0.0597	0.0657	0.000209	0.000230	1		

Symbol	Description	Temp	Active	C	ore	VDI	0101	VDI	DIO2	Uni
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Max	1
		85	0	1.100	1.210	0.0630	0.0693	0.000466	0.000513	
			1	0.697	1.136	0.063	0.103	0.000463	0.000754	1
			0&1	1.465	1.612	0.0630	0.0693	0.000465	0.000511	
		105	0	1.245	1.370	0.0726	0.0799	0.00136	0.00150	1
			1	0.837	1.331	0.073	0.116	0.00136	0.00216	-
			0&1	1.605	1.766	0.0727	0.0800	0.00137	0.00150	-
I _{DD}	Active core in VLPR	25	0	0.740	0.813	0.0539	0.0593	0.0000151	0.0000166	mA
	Inactive core in VLPS		1	0.374	0.583	0.0539	0.0841	0.0000145	0.0000226	1
	while (1) loop Compute Operation Execution		0&1	0.944	1.038	0.0539	0.0593	0.0000155	0.0000170	
	from flash Slow IRC =	70	0	0.794	0.874	0.0574	0.0632	0.000208	0.000228	1
	8 MHz Core = 8 MHz, bus = 4 MHz Flash = 1		1	0.427	0.700	0.0574	0.0941	0.000208	0.000341	
	MHz		0&1	0.998	1.098	0.0574	0.0632	0.000208	0.000229	-
		85	0	0.848	0.932	0.0607	0.0667	0.000464	0.000511	-
			1	0.480	0.782	0.0607	0.0989	0.000465	0.000758	
			0&1	1.057	1.163	0.0607	0.0668	0.000465	0.000511	-
		105	0	0.991	1.090	0.0703	0.0773	0.00136	0.00150	-
			1	0.621	0.987	0.070	0.112	0.00137	0.00218	-
			0&1	1.200	1.320	0.0703	0.0773	0.00136	0.00150	-
I _{DD}	Active core in VLPR	25	0	0.833	0.916	0.0539	0.0593	0.0000145	0.0000160	mA
	Inactive core in VLPS		1	0.700	1.092	0.0539	0.0841	0.0000151	0.0000235	
	Coremark benchmark code Compute		0&1	1.390	1.529	0.0539	0.0593	0.0000158	0.0000173	
	Operation Execution from flash Slow IRC =	70	0	0.8597 70	0.9457 470	0.0574 15	0.0631 565	0.0002069	0.0002276	
	8 MHz Core = 8 MHz, bus = 4 MHz Flash = 1		1	0.736	1.206	0.0574	0.0942	0.000207	0.000340	
	MHz		0&1	1.395	1.535	0.0574	0.0631	0.000207	0.000228	1
		85	0	0.907	0.998	0.0607	0.0667 8	0.000467	0.000513	
			1	0.774	1.261	0.0607	0.0990	0.000468	0.000762	1
			0&1	1.450	1.595	0.0607	0.0668	0.000464	0.000511	
		105	0	1.100	1.210	0.0703	0.0774	0.00136	0.00150	1
			1	0.982	1.562	0.070	0.112	0.00137	0.00217	
			0&1	1.670	1.837	0.0704	0.0774	0.00137	0.00150	
I _{DD}	Active core in VLPW	25	0	0.298	0.328	0.0562	0.0618	0.0000149	0.0000164	mA
	Inactive core in VLPS All peripheral clocks		1	0.253	0.395	0.0562	0.0877	0.0000161	0.0000252	1
	disabled Flash		0&1	0.359	0.394	0.0562	0.0618	0.0000154	0.0000169	1
	disabled Slow IRC = 8	70	0	0.349	0.384	0.0597	0.0657	0.000207	0.000228	1
	MHz Core = 8 MHz, bus = 4 MHz Flash = 1		1	0.304	0.499	0.0597	0.0979	0.000206	0.000339	1
	MHz		0&1	0.410	0.451	0.0598	0.0657	0.000207	0.000227	1

Symbol	Description	Temp	Active	Co	ore	VDI	0101	VDDIO2 U		
		(°C)	core	Тур.	Max	Тур.	Max	Тур.	Мах	
		85	0	0.402	0.442	0.0630	0.0693	0.000466	0.000513	
			1	0.357	0.581	0.063	0.103	0.000465	0.000759	
			0&1	0.463	0.509	0.0630	0.0693	0.000465	0.000511	
		105	0	0.544	0.626	0.0727	0.0836	0.00137	0.00158	
			1	0.497	0.791	0.073	0.116	0.00137	0.00217	
			0&1	0.604	0.695	0.0727	0.0836	0.00137	0.00158	

 Table 66. Power consumption operating behaviors in bypass mode (continued)

4.3.2.5.3 Power consumption operating behaviors in low power mode

NOTE

Data for this table was collected in bypass mode except where otherwise noted.

Table 67.	Power consumption operating behaviors in low power mode
-----------	---

Symbol	Description ¹		C	ore	VDI	0101	VDI	0102	Unit	No
			Тур.	Max	Тур.	Max	Тур.	Max		tes
I _{DD_STOP}	Both cores are in	25 °C	12.52	20.66	1.45	2.38	0.015	0.024	μA	
	STOP mode Core = 1.2V, VDDIO1 =	70 °C	118.01	197.07	4.05	6.76	0.21	0.35		
	VDDIO2 = 3V	85 °C	227.41	375.22	6.85	11.30	0.46	0.76		
		105 °C	517.64	833.40	15.76	25.37	1.36	2.19		
I _{DD_VLPS}	Both cores are in	25 °C	6.05	9.43	1.45	2.26	0.014	0.023	μA	
	Very Low Power STOP mode Core	70 °C	56.41	92.51	4.11	6.73	0.21	0.34		
	= 1.2V, VDDIO1 =	85 °C	109.56	178.58	7.03	11.45	0.47	0.76		
	VDDIO2 = 3V	105 °C	252.07	400.78	16.38	26.04	1.36	2.15		
I _{DD_LLS_NO_RA}	Both cores are in	25 °C	0.54	0.69	1.42	1.78	0.014	0.017	'	
М	Low Leakage STOP mode, no	70 °C	4.74	6.64	3.80	5.31	0.19	0.27		
	RAM retained,	85 °C	9.19	12.68	6.48	8.94	0.44	0.60		
	Core = 1.2V, VDDIO1 = VDDIO2 = 3 V	105 °C	21.43	29.36	14.65	20.07	1.29	1.76		
I _{DD_LLS_ALL_R}	Both cores are in	25 °C	2.29	3.6	1.48	1.8	0.014	0.020	μA	
AM	Low Leakage STOP mode, all	70 °C	21.6	39.6	3.88	5.6	0.190	0.274		
	RAM retained,	85 °C	42.2	74.2	6.64	9.9	0.440	0.657		
	Core = 1.2V, VDDIO1 = VDDIO2 = 3V	105 °C	95.9	169.9	15.1	21.1	1.28	1.79		

Symbol	Description ¹		C	ore	VDI	0101	VDI	0102	Unit	No
			Тур.	Max	Тур.	Мах	Тур.	Max		tes
I _{DD_VLLS3}	Both cores are in	25 °C	2.38	3.00	1.28	1.61	0.015	0.018	μA	
	VLLS3 mode; core = 1.2 V, VDDIO1 =	70 °C	20.27	28.38	3.64	5.10	0.19	0.27		
	$VDDIO2 = 3 V^2$	85 °C	39.13	54.00	6.31	8.71	0.43	0.60		
		105 °C	88.77	121.61	14.55	19.93	1.29	1.77		
I _{DD_VLLS1}	Both cores are in	25 °C	0.41	0.52	1.06	1.33	0.014	0.018	μA	
	VLLS1 mode Core = 1.2V, VDDIO1 =	70 °C	0.70	0.98	3.30	4.62	0.19	0.27		
	$VDDIO2 = 3V^3$	85 °C	0.82	1.13	5.89	8.12	0.44	0.60		
		105 °C	1.18	1.62	13.62	18.65	1.29	1.77		

1. The 25 $^\circ\text{C}$ data point applies to all valid operating temperatures 25 $^\circ\text{C}$ and below.

2. ALL RAM Enabled.

3. The following bits were set: CORELPCNFG_ALLREFEN, CORELPCNFG_POREN, CORELPCNFG_LPOEN, CORESC_RTCOVRIDE, CORESC_USBOVRIDE, CORESC_VDDIOOVRIDE.

Symbol	Descriptions	-40-	-40-25 °C		70 °C 8		5 °C	10	5 °C	Unit	Notes
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.]	
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers at 1.8 V	0.59	0.70	1.00	1.30	1.76	2.59	3.00	4.42	μA	1
	Average current when CPU is not accessing RTC registers at 3.0 V	0.71	0.84	1.22	1.59	2.08	3.06	3.50	5.15		

Table 68. VBAT domain power consumption

1. VBAT current is measured in the VBAT domain, not core.

Table 69. Peripheral adders — typical value

Symbol	Description	Total at 25 °C	Unit
I _{LPIT}	LPIT peripheral adder measured by placing the device in VLPS mode with using an asynchronous clock source to clock the LPIT. VLPS baseline taken with the clock source enabled, so that load is not included.	0.123	μΑ
I _{TPM}	TPM peripheral adder measured by placing the device in STOP mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. Clock source used was the SIRC configured for 2 MHz.	5.807	μΑ
I _{LPTMR}	LPTMR periphera adder measured by placing the device in VLLS1 mode with LPTMR enabled using the LPO.	0.223	μΑ

Symbol	Description	Total at 25 °C	Unit
I _{LPUART}	LPUART peripheral adder measured by placing the device in STOP mode with the selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption (2 MHz SIRC).	3.868	μΑ
I _{LPSPI}	LPSPI peripheral adder for master send mode. Measured by placing the device in Wait mode and using the DMA to initiate continuous transfers to a slave device. This number does not include the DMA adder.	0.293	μΑ
	LPSPI peripheral adder for slave receive mode. Measured by placing the device in VLPS mode and using the DMA to initiate continuous receptions from a master device. This number does include the DMA adder.	119.335	μΑ

 Table 69. Peripheral adders — typical value (continued)

 Table 70.
 Low power mode RAM adders — typical value

Core	SRAM Array	Start address	End address	Size	25 °C	70 °C	85 °C	105 °C	Unit
CPU0	ITCM0	0x0800_0000	0x0800_1FFF	8 KB	0.027	0.697	0.944	2.504	μA
	ITCM1	0x0800_2000	0x0800_3FFF	8 KB	0.027	0.697	0.944	2.504	μA
	ITCM2	0x0800_4000	0x0800_7FFF	16 KB	0.053	0.991	1.454	3.688	μA
	ITCM3	0x0800_8000	0x0800_FFFF	32 KB	0.110	1.599	2.608	6.229	μA
	DTCM0	0x2000_0000	0x2000_1FFF	8 KB	0.027	0.697	0.944	2.504	μA
	DTCM1	0x2000_2000	0x2000_3FFF	8 KB	0.027	0.697	0.944	2.504	μA
	DTCM2	0x2000_4000	0x2000_7FFF	16 KB	0.053	0.991	1.454	3.688	μA
	DTCM3	0x2000_8000	0x2000_FFFF	32 KB	0.113	1.642	2.726	6.533	μA
	DTCM4	0x2001_0000	0x2001_7FFF	32 KB	0.113	1.642	2.726	6.533	μA
	DTCM5	0x2001_8000	0x2001_FFFF	32 KB	0.113	1.642	2.726	6.533	μA
	DTCM6	0x2002_0000	0x2002_7FFF	32 KB	0.113	1.642	2.726	6.533	μA
	DTCM7	0x2002_8000	0x2002_FFFF	32 KB	0.113	1.642	2.726	6.533	μA
CPU1	TCM0	0x0900_0000	0x0900_1FFF	8 KB	0.027	0.697	0.944	2.504	μA
	TCM1	0x0900_2000	0x0900_3FFF	8 KB	0.027	0.697	0.944	2.504	μA
	TCM2	0x0900_4000	0x0900_7FFF	16 KB	0.053	0.991	1.454	3.688	μA
	ТСМ3	0x0900_8000	0x0900_FFFF	32 KB	0.113	1.642	2.726	6.533	μA
	TCM4	0x0901_0000	0x0901_7FFF	32 KB	0.113	1.642	2.726	6.533	μA
	TCM5	0x0901_8000	0x0901_FFFF	32 KB	0.113	1.642	2.726	6.533	μA

4.3.2.6 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

4.3.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to nxp.com.
- 2. Perform a keyword search for "EMC design".

4.3.2.8 Capacitance attributes

Table 71. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN}	Input capacitance	_	7	pF

4.3.3 Switching specifications

4.3.3.1 Device clock specifications

 Table 72.
 Device clock specifications

Symbol	Description	Min.	Max.	Unit	Run mode ¹
f _{CORE}	Core clock (DIVCORE)	-	72	MHz	High speed run mode
		—	48	MHz	Normal speed run mode
		—	8	MHz	VLPR mode
f _{EXT}	External clock (DIVEXT)	-	72	MHz	High speed run mode
		—	48	MHz	Normal speed run mode
		—	8	MHz	VLPR mode
f _{BUS}	Bus clock (DIVBUS)	—	72	MHz	High speed run mode
		—	48	MHz	Normal speed run mode
		—	8	MHz	VLPR mode
f _{SLOW}	Slow clock (DIVSLOW)	-	24	MHz	High speed run mode
		-	24	MHz	Normal speed run mode
Symbol	Description	Min.	Max.	Unit	Run mode ¹
--	---	------	-----------------	------	---
		—	1	MHz	VLPR mode
f _{LLWU}	LLWU clock	—	1	KHz	All modes
f _{WDOG}	WDOG clock	-	24	MHz	High speed run mode and Normal speed run mode
		—	1	MHz	VLPR mode
f _{ADC}	ADC clock	-	48 ²	MHz	High speed run mode and Normal speed run mode
		—	8	MHz	VLPR mode
f _{RTC}	RTC clock	—	32.768	KHz	All modes
f _{TSTMR}	TSTMR clock	—	1	MHz	All modes
f _{LPTMR}	LPTMR clock	—	8	MHz	All modes
f _{TPM} , f _{LPIT} , f _{LPSPI} , f _{LPI2C} ,	TPM clock, LPIT clock, LPSPI clock, LPI2C clock, LPUART clock, EMVSIM clock, I2S clock, FlexIO	—	72	MHz	High speed run mode
f _{LPUART} , f _{EMVSIM} , f _{I2S} , f _{FLEXIO}	clock	—	48	MHz	Normal speed run mode
FLEXIO		—	8	MHz	VLPR mode
f _{USB}	USB clock	-	48	MHz	High speed run mode and Normal speed run mode
		—	0	MHz	VLPR mode
f _{CAU3} , f _{GPIO} , f _{uSDHC} , f _{TRNG}	CAU3 clock, GPIO clock, uSDHC clock	-	72	MHz	High speed run mode
		—	48	MHz	Normal speed run mode
		—	8	MHz	VLPR mode

Table 72. Device clock specifications (continued)

1. Normal run mode, High speed run mode, and VLPR mode.

2. See ADC electrical specifications

4.3.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO, LPI2C, and LPUART signals.

NOTE

The term V_{DDIO} in this table refers to the associated supply rail (either V_{DDIO1} or V_{DDIO2}) of an input or output.

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	
GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	50	_	ns	
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise/fall time				
Normal drive pins				3
 2.7 ≤ V_{DDIO} ≤ 3.6 V Fast slew rate 	_	3	ns	
Slow slew rate	—	10.5		
 1.71 ≤ V_{DDIO} ≤ 2.7 V Fast slew rate 	—	4		
Slow slew rate	—	17		
High drive pins				4
Normal/low drive enabled	_	2.5	ns	
• $2.7 \le V_{\text{DDIO}} \le 3.6 \text{ V}$		10.5	115	
Fast slew rate		10.5		
 Slow slew rate 1.71 ≤ V_{DDIO} ≤ 2.7 V 	—	4		
Fast slew rate	—	17		
Slow slew rate				
High drive enabled				
• $2.7 \le V_{\text{DDIO}} \le 3.6 \text{ V}$	—	2		
Fast slew rate	—	11		
 Slow slew rate 1.71 ≤ V_{DDIO} ≤ 2.7 V 				
Fast slew rate	—	2.5		
Slow slew rate	_	17		
Normal drive fast pins				5
• $2.7 \le V_{DDIO} \le 3.6 \text{ V}$		0.5	ne	
Fast slew rate			ns	
• Slow slew rate	_	10		
 1.71 ≤ V_{DDIO} ≤ 2.7 V Fast slew rate 	—	0.75		
Slow slew rate		19		
High drive fast pins				6
Normal/low drive enabled	_	0.5	ns	
• $2.7 \le V_{DDIO} \le 3.6 V$		0.5		

Table 73.	General	switching	specifications
-----------	---------	-----------	----------------

Description	Min.	Max.	Unit	Notes
Fast slew rate	—	11		
Slow slew rate				
 1.71 ≤ V_{DDIO} ≤ 2.7 V 	— —	1		
Fast slew rate	_	19		
Slow slew rate				
High drive enabled				
 2.7 ≤ V_{DDIO} ≤ 3.6 V Fast slew rate 	_	2		
Slow slew rate	—	13		
 1.71 ≤ V_{DDIO} ≤ 2.7 V 				
 Fast slew rate 	—	4		
Slow slew rate	_	21		

Table 73. General switching specifications

- 1. The synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. For high drive pins with high drive enabled, load is 75pF; other pins load (normal/low drive) is 25pF. Fast slew rate is enabled by clearing PORTx_PCRn[SRE].
- 4. High drive pins are PTC[12:7], PTD[11:8], and PTE[11:10]. High drive capability is enabled by setting PORTx_PCRn[DSE].
- 5. Normal drive fast pins are PTD[7:2], PTE[12,9:8,5:1], PTB[2,0].
- 6. High drive fast pins are PTC[12:7], PTD[11:8], and PTE[11:10]. High drive capability is enabled by setting PORTx_PCRn[DSE].

NOTE

Only RESET_b pin has analog/passive filter.

4.3.4 Thermal specifications

4.3.4.1 Thermal operating requirements Table 74. Thermal operating requirements for VFBGA package

Symbol	Description	Min.	Max.	Unit	Notes
TJ	Die junction temperature	-40	125	°C	
T _A	Ambient temperature	-40	105	°C	1

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + R_{\theta JA} \times chip$ power dissipation.

4.3.4.2 Thermal attributes

Board type1 ¹	Symbol	Description	176 VFBGA	Unit	Notes
JESD51-9,2s2p	R _{θJA}	Junction to Ambient Thermal Resistance	35.6	°C/W	2, 3
-	Ψ _{JT}	Junction to Package Top Thermal Resistance	0.2	°C/W	4, 3

Table 75. Thermal attributes

- 1. Thermal test board meets JEDEC specification for this package (JESD51-9).
- 2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.
- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the bard, and board construction.
- 4. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.

The thermal characterization parameter (Psi-JT) can be used to determine the junction temperature with a measurement of the temperature at the top of the package case using the following equation:

 $T_J = T_T + Psi-JT x$ chip power dissipation

Where T_T is the thermocouple temperature at the top of the package.

4.4 Peripheral operating requirements and behaviors

4.4.1 Core modules

4.4.1.1 Debug trace timing specifications Table 76. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T _{cyc}	Clock period	Frequency dependent		MHz
T _{wl}	Low pulse width	2	—	ns
T _{wh}	High pulse width	2	_	ns
T _r	Clock and data rise time	—	3	ns
Τ _f	Clock and data fall time	—	3	ns
Τ _s	Data setup	1.5	—	ns
T _h	Data hold	1.0	—	ns

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	—	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns

4.4.1.2 SWD electricals

 Table 77.
 SWD full voltage range electricals



Figure 11. Serial wire clock input timing



Figure 12. Serial wire data timing

4.4.1.3 JTAG electricals

Table 78. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
J2	TCLK cycle period	1/J1		ns
J3	TCLK clock pulse width			
	Boundary Scan	50	50 —	ns
	JTAG and CJTAG	25	_	ns
J4	TCLK rise and fall times		3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J 9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns

Table continues on the next page...

Symbol	Description	Min.	Max.	Unit
J11	TCLK low to TDO data valid	—	19	ns
J12	TCLK low to TDO high-Z	—	19	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

 Table 78. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	15	
J2	TCLK cycle period	1/J1		ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	33	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1.4		ns
J7	TCLK low to boundary scan output data valid		27	ns
J8	TCLK low to boundary scan output high-Z	_	27	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	26.2	ns
J12	TCLK low to TDO high-Z	—	26.2	ns
J13	TRST assert time	100	—	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

 Table 79. JTAG full voltage range electricals



Figure 13. Test clock input timing



Figure 14. Boundary scan (JTAG) timing



Figure 15. Test Access Port timing

4.4.2 System modules

There are no specifications necessary for the device's system modules.

4.4.3 Clock modules

4.4.3.1 Clock modules

4.4.3.1.1 Fast IRC (FIRC) specifications Table 80. Fast IRC (FIRC) specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
F _{firc_target}	IRC target frequency (nominal)	_			MHz	1
	Trim range = 00		48			
	Trim range = 01		52			
	Trim range = 10		56			
	Trim range = 11		60			
Δf _{firc_ol_lv}	Open loop total deviation of FIRC frequency at low voltage (VDDIO1=1.71V-1.89V) over full temperature • Regulator disable (SCG_FIRCCSR[FIRCREGOFF]=1) • Regulator enable	_	±0.5 ±0.5	±1.5 ±1.5	%F _{firc_targ} et	
	(SCG_FIRCCSR[FIRCREGOFF]=0)					
Δ f _{firc_48M_ol_hv}	Open loop total deviation of FIRC frequency at high voltage (VDDIO1=1.89V-3.6V) over full temperature	—	±0.5	±1.0	%F _{firc_targ}	2
	Regulator enable (SCG_FIRCCSR[FIRCREGOFF]=0)				et	
Δ f _{firc_60M_ol_hv}	Open loop total deviation of FIRC frequency at high voltage (VDDIO1=1.89V-3.6V) over full temperature	_	±0.5	±1.5	%F _{firc_targ}	2
	Regulator enable (SCG_FIRCCSR[FIRCREGOFF]=0)				et	
∆f _{firc_cl}	Fine Trim Resolution	_	_	± 0.1	%F _{firc_targ} et	
J _{cyc_firc}	Period Jitter (RMS)		35	150	ps	
T _{st_firc}	Startup time	_	2	3	μs	3
I _{dd_firc}	Current consumption: • 48 MHz		350	400	μA	
	• 52 MHz	—	360	420		
	• 56 MHz	—	380	460		
	• 60 MHz	—	400	500		

1. FIRC trim range is programmable via SCG_FIRCCFG[RANGE].

Electrical characteristics

- Closed loop operation of the FIRC is only usable for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting FIRC as USB clock source, and enabling the clock recover function (USB_CLK_RECOVER_CTRL[CLOCK_RECOVER_EN]=1, SCG_FIRCCSR[FIRCREGOFF]=0).
- 3. FIRC startup time is defined as the time between clock enablement and clock availability for system use.

4.4.3.1.2 Slow IRC (SIRC) specifications Table 81. Slow IRC specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_sirc2M}	Supply current in 2 MHz mode	_	14	17	μA	
I _{DD_sirc8M}	Supply current in 8 MHz mode		25	35	μA	
f _{sirc}	Output frequency	_	2	—	MHz	1
		_	8	—		
Δf _{sirc}	Total deviation of trimmed frequency over voltage and temperature	_	_	±3.3	%f _{sirc}	
Δf_{sirc_t}	Total deviation of trimmed frequency over voltage and reduced temperature range from -20 °C to 105 °C		_	3	%f _{sirc}	
T _{su_sirc}	Startup time	_	—	12.5	μs	
J _{cyc_sirc}	Period jitter (RMS) • f _{sirc} = 2 MHz	_	350	_	ps	2
	• f _{sirc} = 8 Mhz	—	100	_		

1. Selection of output frequency for Slow IRC between 2 MHz and 8 MHz is controlled by SCG_ SIRCCFG[RANGE].

2. This specification was obtained using an NXP developed PCB. Jitter is dependent on the noise characteristics of each PCB and results will vary.

4.4.3.1.3 Low Power Oscillator (LPO) electrical specifications Table 82. Low Power Oscillator (LPO) electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{LPO}	Internal low power oscillator frequency	0.9	1	1.1	kHz
I _{LPO}	Current consumption		8.85	_	μA

4.4.3.1.4 LPFLL electrical specifications Table 83. LPFLL electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
l _{avg}	Power consumption		240		μA
T _{start}	Start-up time		3.6		μs

Table continues on the next page...

Symbol	Parameter	Min.	Тур.	Max.	Unit
ΔF _{ol}	Frequency accuracy over temperature and voltage in open loop after process trimmed	-10	_	10	%
ΔF _{cl}	Frequency accuracy in closed loop	-1 ¹	—	1 ¹	%

Table 83. LPFLL electrical specifications (continued)

 ΔF_{cl} is dependent on reference clock accuracy. For example, if locked to crystal oscillator, ΔF_{cl} is typically limited by trimming ability of the module itself; if locked to other clock source which has 3% accuracy, then ΔF_{cl} can only be ±3%.

4.4.3.2 32 kHz oscillator electrical characteristics

4.4.3.2.1 32 kHz oscillator DC electrical specifications Table 84. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{BAT}	Supply voltage	1.71	—	3.6	V
R _F	Internal feedback resistor	—	100	_	MΩ
C _{para}	Parasitical capacitance of EXTAL32 and XTAL32		5	7	pF
V _{pp} ¹	Peak-to-peak amplitude of oscillation	—	0.6	_	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

4.4.3.2.2 32 kHz oscillator frequency specifications Table 85. 32 kHz Crystal and Oscillator Specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Crystal frequency	—	32.768	_	kHz	
T _A	Operating temperature	-40	—	105	°C	1
	Total crystal frequency tolerance	-500	_	500	ppm	2,3
CL	Load capacitance	—	12.5	-	pF	2
ESR	Equivalent series resistance	_	—	80	kOhms	2
t _{start}	Crystal start-up time	—	1000	_	ms	4

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ec_extal32}	External input clock frequency		32.768		kHz	5
V _{ec_xtal32}	External input clock amplitude	0.7		V _{DD}	V	6

 Table 85.
 32 kHz Crystal and Oscillator Specifications (continued)

1. Full temperature range of this device. A reduced range can be chosen to meet application needs.

2. Recommended crystal specification.

3. Sum of crystal initial frequency tolerance, crystal frequency stability, and aging tolerances given by crystal vendor.

4. Time from oscillator enable to clock stable. Dependent on the complete hardware configuration of the oscillator.

5. External oscillator connected to EXTAL32K. XTAL32K must be unconnected.

6. The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of VSS to VDD.

4.4.4 Memories and memory interfaces

4.4.4.1 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Frequency of operation	—	24	MHz	
FB1	Clock period	1/FB_CLK	—	ns	
FB2	Address, data, and control output valid	—	7	ns	
FB3	Address, data, and control output hold	1	_	ns	1
FB4	Data and FB_TA input setup	7.2	—	ns	
FB5	Data and FB_TA input hold	0	—	ns	2

Table 86. Flexbus limited voltage range switching specifications

1. Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W, FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.

2. Specification is valid for all FB_AD[31:0] and $\overline{\text{FB}}_{-}T\overline{\text{A}}.$



Figure 16. FlexBus read timing diagram



Figure 17. FlexBus write timing diagram

4.4.4.2 Ultra High Speed SD/SDIO/MMC Host Interface (uSDHC) AC timing

This section describes the electrical information of the uSDHC, which includes SD/ eMMC4.3 (Single Data Rate) timing, eMMC4.4/4.41/4.5 (Dual Date Rate) timing

4.4.4.2.1 SD/eMMC4.3 (Single Data Rate) AC Timing

The following figure depicts the timing of SD/eMMC4.3



Figure 18. SD/eMMC4.3 timing

The following table lists the SD/eMMC4.3 timing characteristics.

ID	Parameter	Symbols	Min	Max	Unit
Card Input Clock					•
SD1	Clock Frequency (Low Speed)	f _{PP} ¹	0	400	kHz
	Clock Frequency (SD/SDIO Full Speed/High Speed)	f _{PP} ²	0	24/48	MHz
	Clock Frequency (MMC Full Speed/ High Speed)	f _{PP} ³	0	16/48	MHz
	Clock Frequency (Identification Mode)	f _{OD}	100	400	kHz
SD2	Clock Low Time	t _{WL}	7	—	ns
SD3	Clock High Time	t _{WH}	7	—	ns
SD4	Clock Rise Time	t _{TLH}	—	3	ns
SD5	Clock Fall Time	t _{THL}	—	3	ns
uSDHC Output/Car	rd Inputs SD_CMD, S	Dx_DATAx (Refere	nce to CLK)		
SD6	uSDHC Output Delay	t _{OD}	-6.6	3.6	ns
uSDHC Input/Card	Outputs SD_CMD, S	Dx_DATAx (Refere	nce to CLK)	I	
SD7	uSDHC Input Setup Time	t _{ISU}	2.5	—	ns
SD8	uSDHC Input Hold Time ⁴	t _{IH}	1.5		ns

Table 87. SD/eMMC4.3 interface timing specification	Table 87.	SD/eMMC4.	3 interface	timing	specification
---	-----------	-----------	-------------	--------	---------------

1. In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

Electrical characteristics

- 2. In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0–24 MHz. In high-speed mode, clock frequency can be any value between 0–48 MHz.
- 3. In normal (full) speed mode for MMC card, clock frequency can be any value between 0–16 MHz. In high-speed mode, clock frequency can be any value between 0–48 MHz.
- 4. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.

4.4.4.2.2 eMMC4.4/4.41 (Dual Data Rate) AC Timing

The following figure depicts the timing of eMMC4.4/4.41.



Figure 19. eMMC4.4/4.41 timing

The following table lists the eMMC4.4/4.41 timing characteristics. Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).

 Table 88.
 eMMC4.4/4.41
 interface timing specification

ID	Parameter	Symbols	Min	Max	Unit
Card Input Clock			•		
SD1	Clock Frequency (eMMC4.4/4.41 DDR)	f _{PP}	0	52	MHz
SD1	Clock Frequency (SD3.0 DDR)	f _{PP}	0	50	MHz
uSDHC Output / Ca	ard Inputs SD_CMD,	SDx_DATAx (Refe	rence to CLK)	I	I
SD2	uSDHC Output Delay	t _{OD}	2.5	7.1	ns
uSDHC Input / Car	d Outputs SD_CMD,	SDx_DATAx (Refe	rence to CLK)		
SD3	uSDHC Input Setup Time	t _{ISU}	2.6	—	ns
SD4	uSDHC Input Hold Time	t _{LH}	1.5	—	ns

4.4.4.3 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk256k}	256 KB secondary program flash	_		2	ms	
t _{rd1blk512k}	512 KB primary program flash	_	_	2	ms	
	Read 1s Section execution time					
t _{rd1sec2k}	2 KB flash	_	—	90	μs	1
t _{rd1sec4k}	4 KB flash	_	—	100	μs	1
t _{pgmchk}	Program Check execution time	_	—	95	μs	1
t _{pgm8}	Program Phrase execution time	_	110	225	μs	
	Erase Flash Block execution time					2
t _{ersblk256k}	256 KB secondary program flash	_	220	2500	ms	
t _{ersblk512k}	512 KB primary program flash	—	435	5000	ms	
t _{ersscr}	Erase Flash Sector execution time	_	15	150	ms	2
t _{pgmsec1k}	Program Section execution time (1KB flash)	_	8	—	ms	
	Generate CRC execution time (CRCRDY=0)					
t _{crc4}	4 sectors	_	375	425	μs	
t _{crc32}	32 sectors	_	3	3.5	ms	
t _{crc128}	128 sectors	_	12	14	ms	
	Generate CRC execution time (CRCRDY=1)					
t _{crcr4}	4 sectors	_	860	985	μs	
t _{crcr32}	32 sectors		7	8	ms	
t _{crcr128}	128 sectors	_	28	32	ms	
t _{rd1allx}	Read 1s All Blocks execution time	_	_	6	ms	
t _{rdindex}	Read Index execution time			35	μs	1
t _{pgmindex}	Program Index execution time	_	110		μs	
t _{ersall}	Erase All Blocks execution time	_	1100	13000	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_		40	μs	1
	Swap Control execution time					
t _{swapx01}	control code 0x01	-	350		μs	
t _{swapx02}	control code 0x02	—	125	250	μs	
t _{swapx04}	control code 0x04	—	150	275	μs	
t _{swapx08}	control code 0x08	— —	—	40	μs	1
t _{swapx10}	control code 0x10	-	125	250	μs	
t _{ersallu}	Erase All Blocks Unsecure execution time		1100	13000	ms	2

4.4.4.3.1 Flash timing specifications — commands Table 89. Flash command timing specifications

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Set RAM Function execution time					
t _{setramcc}	Control Code 0xCC	—	130		μs	
t _{setramff}	Control Code 0xFF	—	85	_	μs	

Table 89. Flash command timing specifications (continued)

1. Assumes 25MHz or greater flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

4.4.4.3.2 Flash high voltage current behaviors Table 90. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

4.4.4.3.3 Reliability specifications

 Table 91. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Program Flash	-		-	-	
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	—	years	
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	—	years	
n _{nvmcycp}	Cycling endurance	10 K	50 K	—	cycles	2

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C \leq T_j \leq 125°C.

4.4.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

4.4.6 Analog

4.4.6.1 ADC electrical specifications

4.4.6.1.1 ADC operating conditions

Table 92. ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage		1.71		3.6	V	2
V_{REFH}	ADC reference voltage high		1.2	_	V _{DDA}	V	
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V _{ADIN}	Input voltage		VREFL		Min. of VREFH and VDDIOx ³	V	4
C _{ADIN}	Input capacitance	12-bit mode	_	4	6	pF	
R _{ADIN}	Input series resistance		_	1	5	kΩ	
R _{AS}	Analog source resistance (external)	12-bit mode	_	_	5	kΩ	5
f _{ADCK}	ADC conversion	12-bit mode				MHz	
	clock frequency	CFG[PWRSEL]=0b00	4	_	4		
		CFG[PWRSEL]=0b01	4	_	8		
		CFG[PWRSEL]=0b10	4	_	16		
		CFG[PWRSEL]=0b11	4	_	32		
C _{rate}	ADC conversion rate	12-bit mode, no ADC hardware averaging	234.771		235.546	ksps	
		CFG[PWRSEL]=0b00	234.939	_	472.322		
		CFG[PWRSEL]=0b01	234.853		248.294		
		CFG[PWRSEL]=0b10CFG[PWRSEL]=0b11	234.936	_	1230.830		
t _{ADCSTUP}	Analog startup time		_		4	μs	6

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. V_{DDA} must be equal to the higher of V_{DDIO1} or V_{DDIO2} .
- VDDIOx is either VDDIO1 or VDDIO2 and is dependent on the IO supply associated with the ADC channel pin. If VREFH is less than VDDIOx, then voltage inputs greater than VREFH but less than VDDIOx are allowed but result in a saturated conversion result.
- 4. If VREFH is less than VDDA, then voltage inputs greater than VREFH but less than VDDA are allowed but result in a saturated conversion result.

Electrical characteristics

- 5. This resistance is external to the packaged device. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS} × C_{AS} time constant should be kept to < 1 ns.
- 6. The startup time is defined as the duration from when (1) CFG[PWREN] is set or (2) when a trigger event initiates command execution until the analog circuits are stable and ready to sample and convert analog input channels. When CFG[PWREN]=0b0, the delay period controlled by CFG[PUDLY] after an initial trigger detect must exceed the analog startup time of t_{ADCSTUP} to guarantee ADC operation.



Figure 20. ADC input impedance equivalency diagram



Sample Time vs Input Source Resistance Direct connect Channels

Figure 21. Sample time vs input source resistance direct connect channels



Figure 22. Sample time vs input source resistance channels connected through external mux

NOTE

Direct connect channels are channels that are purely analog channels and do not have any digital options. These include LPADC0_SE15 and LPADC0_SE16. All other channels are MUXed channels.

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current	CFG[PWRSEL]=0b00, f _{ADCK} = 4 MHz	—	25	40	μA	3
		CFG[PWRSEL]=0b01, f _{ADCK} = 12 MHz	—	60	95	μΑ	
		CFG[PWRSEL]=0b10, f _{ADCK} = 24 MHz	—	120	190	μΑ	
		CFG[PWRSEL]=0b11, f _{ADCK} = 48 MHz	—	220	380	μΑ	
I _{DDA_ADC}	Supply current	ADC Idle, analog pre-enabled (CFG[PWREN]=0b1)	—	10		μΑ	
f _{ADACK}	ADC asynchronous clock source		_	2	_	MHz	
Δf_{ADACK_T}	Deviation of ADACK clock due to temperature		_	±7%	_		
	Sample Time	See Reference Manual chapter	r for sample	times	1	1	
TUE	Total unadjusted error	12-bit mode	—	±4	±6.8	LSB ⁴	5
DNL	Differential non- linearity	12-bit mode	—	±0.7	-1.1 to +1.9	LSB ⁴	5
INL	Integral non- linearity	12-bit mode	—	±1.0	-2.7 to +1.9	LSB ⁴	5
E _{FS}	Full-scale error	12-bit mode	—	-4	-5.4	LSB ⁴	V _{ADIN} = V _{REFH} ⁵
EQ	Quantization error	12-bit mode	—		±0.5	LSB ⁴	
ENOB	Effective number	12-bit single-ended mode					6
	of bits	• Avg = 16	—	10.7	—	bits	
		• Avg = 4	_	10.3	—	bits	
E _{IL}	Input leakage error			I _{In} × R _{AS}	1	mV	7
	Temp sensor slope	Across the full temperature range of the device	1.70	1.78	1.85	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	701	711	721	mV	8

4.4.6.1.2 ADC electrical characteristics Table 93. ADC characteristics (V_{REFH} = 3.0 V, V_{REFL} = V_{SSA})

1. All accuracy numbers assume the ADC is calibrated with V_{REFH} = 3.0 V

2. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C unless otherwise stated. Typical values are for reference only and are not tested in production.

3. Shortest sample time (CMDHa[STS]=0x0), continuous operation (command execution set for single or multi-command sequential loop).

4. 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

- 5. ADC conversion clock < 32 MHz, Max hardware averaging (CMDHa[AVGS] = 0x7)
- 6. Input data is 500 Hz sine wave. ADC conversion clock < 32 MHz.
- 7. I_{In} = leakage current. Refer to pin leakage specification in the packaged device's voltage and current operating ratings.
- 8. Set CFG[STS]=0b111.



Figure 23. Typical ENOB vs. ADCK for 12-bit single-ended mode

4.4.6.2 Voltage reference electrical specifications Table 94. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage for 1.2V output	1.71	3.6	V	—
	Supply voltage for 2.1V output	2.4	3.6	V	_
T _A	Temperature	Operating temperature range of the device		°C	—
CL	Output load capacitance	1(00	nF	1, 2

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.

2. The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal VDDA and	1.2 V range	1.19	1.195	1.2	V	1
	temperature=25 °C	2.1 V range	2.091	2.1	2.109	V	1
V _{step}	Voltage reference trim step for 1.2 V	output	_	0.5	—	mV	1
	Voltage reference trim step for 2.1 V	output	—	1.0	—	mV	1
I _{bg}	Bandgap only current		_	60	80	μA	1
I _{lp}	Low-power buffer current		_	180	360	μA	1
I _{hp}	High-power buffer current		_	480	960	μA	1
ΔV_{LOAD}	Load regulation — current is ± 1.0	mA		±0.2	—	mV	1, 2
T _{stup}	Buffer startup time		_	—	100	μs	_
V _{vdrift}	Voltage drift for 1.2 V output (Vmax -Vn the full voltage range)	nin across	_	0.5	2	mV	1
	Voltage drift for 2.1 V output (Vmax -Vn the full voltage range)	nin across	_	0.9	3.5	mV	
V _{tdrift}	Temperature drift for 1.2 V output (Vm across the full temperature rang		—	2	15	mV	3
	Temperature drift for 2.1 V output (Vm across the full temperature rang			3.5	27	mV	

Table 95.	VREF full-range operating behaviors
-----------	-------------------------------------

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register for V_{out} selection of 1.2 V or 2.1 V.

2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

3. To get best performance of VREF temperature drift, VREF_SC[ICOMPEN] must be set.

4.4.6.3 CMP and 6-bit DAC electrical specifications Table 96. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DD} ¹	Supply voltage	1.71		3.6	V
I _{DDHS}	Supply current, high-speed mode (EN=1, HPMD=1)	_	_	180	μA
I _{DDLS}	Supply current, normal mode (EN=1, HPMD=0, NPMD=0)	_	_	20	μA
I _{DDNS}	Supply current, nano mode (EN=1, HPMD=0, NPMD=1)	_	_	0.390	μA
V _{AIN}	Analog input voltage	$V_{\rm SS} - 0.3$	_	V _{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ²				
	 CR0[HYSTCTR] = 00 	—	5	—	mV
	 CR0[HYSTCTR] = 01 	_	10	_	mV
		_	20	_	mV

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit
	CR0[HYSTCTR] = 10	—	30	_	mV
	CR0[HYSTCTR] = 11				
V _{CMPOh}	Output high	V _{DD} – 0.5		_	V
V _{CMPOI}	Output low	—		0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ³	—	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	—	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ⁴
DNL	6-bit DAC differential non-linearity	-0.3		0.3	LSB

 Table 96.
 Comparator and 6-bit DAC electrical specifications (continued)

1. For LPCMP0 $V_{DD} = V_{DDIO1}$; for LPCMP1, $V_{DD} = V_{DDIO2}$.

- 2. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD}-0.6 V.
- Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.

4. $1 \text{ LSB} = V_{\text{reference}}/64$





Electrical characteristics



Figure 25. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 0)



Figure 26. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 1)

4.4.6.4 12-bit DAC electrical characteristics

4.4.6.4.1 12-bit DAC operating requirements Table 97. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
V _{DACR}	Reference voltage	1.13	3.6	V	1
CL	Output load capacitance	—	100	pF	2
١L	Output load current	—	1	mA	

1. The DAC reference can be selected to be V_{DDA} or $V_{\text{REF}_\text{OUT}}.$

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL} P	Supply current — low-power mode		—	250	μΑ	
I _{DDA_DACH} P	Supply current — high-speed mode	_	-	900	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high- speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	—	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	—	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	—	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	_	—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	—	±1	LSB	4
V _{OFFSET}	Offset error		±0.4	±0.8	%FSR	5
E _G	Gain error		±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 \text{ V}$	60	—	90	dB	
T _{CO}	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
T_{GE}	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$)	—	—	250	Ω	
SR	Slew rate -80h \rightarrow F7Fh \rightarrow 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	_		
	 Low power (SP_{LP}) 	0.05	0.12	—		
BW	3dB bandwidth				kHz	
	• High power (SP _{HP})	550	_	_		
	• Low power (SP _{LP})	40	-	_		

12-bit DAC operating behaviors 4.4.6.4.2 Table 98. 12-bit DAC operating behaviors

1. Settling within ±1 LSB

2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV

3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV

4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} - 100 mV

Electrical characteristics

V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



Figure 27. Typical INL error vs. digital code



Figure 28. Offset at half scale vs. temperature

4.4.7 Timers

See General switching specifications.

4.4.8 Communication interfaces

4.4.8.1 EMV SIM specifications

Each EMV SIM module interface consists of a total of five pins.

The interface is designed to be used with synchronous Smart cards, meaning the EMV SIM module provides the clock used by the Smart card. The clock frequency is typically 372 times the Tx/Rx data rate; however, the EMV SIM module can also work with CLK frequencies of 16 times the Tx/Rx data rate.

There is no timing relationship between the clock and the data. The clock that the EMV SIM module provides to the Smart card is used by the Smart card to recover the clock from the data in the same manner as standard UART data exchanges. All five signals of the EMV SIM module are asynchronous with each other.

The smart card is initiated by the interface device; the Smart card responds with Answer to Reset. Although the EMV SIM interface has no defined requirements, the ISO/IEC 7816 defines reset and power-down sequences (for detailed information see ISO/IEC 7816).



Figure 29. EMV SIM Clock Timing Diagram

The following table defines the general timing requirements for the EMV SIM interface.

Table 99. Timing Specifications, High Drive Strength

ID	Parameter	Symbol	Min	Мах	Unit
SI 1	EMV SIM clock frequency (EMVSIMn_CLK) ¹	S _{freq}	1	5	MHz
SI 2	EMV SIM clock rise time (EMVSIMn_CLK) ²	S _{rise}	_	0.08 × (1/Sfreq)	ns
SI 3	EMV SIM clock fall time (EMVSIMn_CLK) ²	S _{fall}	—	0.08 × (1/Sfreq)	ns

Table continues on the next page ...

ID	Parameter	Symbol	Min	Мах	Unit
	EMV SIM input transition time (EMVSIMn_IO, EMVSIMn_PD)	S _{tran}	20	25	ns
Si 5	EMV SIM I/O rise time / fall time (EMVSIMn_IO) ³	Tr/Tf	—	0.8	μs
Si 6	EMV SIM RST rise time / fall time (EMVSIMn_RST) ⁴	Tr/Tf		0.8	μs

 Table 99. Timing Specifications, High Drive Strength (continued)

- 1. 50% duty cycle clock,
- 2. With C = 50 pF
- 3. With Cin = 30 pF, Cout = 30 pF,
- 4. With Cin = 30 pF,

4.4.8.1.1 EMV SIM Reset Sequences

Smart cards may have internal reset, or active low reset. The following subset describes the reset sequences in these two cases.

4.4.8.1.1.1 Smart Cards with Internal Reset

Following figure shows the reset sequence for Smart cards with internal reset. The reset sequence comprises the following steps:

- After power-up, the clock signal is enabled on EMVSIMn_CLK (time T0)
- After 200 clock cycles, EMVSIMn_IO must be asserted.
- The card must send a response on EMVSIMn_IO acknowledging the reset between 400–40000 clock cycles after T0.



Figure 30. Internal Reset Card Reset Sequence

The following table defines the general timing requirements for the SIM interface.

Ref	Min	Max	Units
1	_		EMVSIMx_CLK clock cycles
2	400		EMVSIMx_CLK clock cycles

 Table 100.
 Timing Specifications, Internal Reset Card Reset Sequence

4.4.8.1.1.2 Smart Cards with Active Low Reset

Following figure shows the reset sequence for Smart cards with active low reset. The reset sequence comprises the following steps:

- After power-up, the clock signal is enabled on EMVSIMn_CLK (time T0)
- After 200 clock cycles, EMVSIMn_IO must be asserted.
- EMVSIMn_RST must remain low for at least 40,000 clock cycles after T0 (no response is to be received on RX during those 40,000 clock cycles)
- EMVSIMn_RST is asserted (at time T1)
- EMVSIMn_RST must remain asserted for at least 40,000 clock cycles after T1, and a response must be received on EMVSIMn_IO between 400 and 40,000 clock cycles after T1.



Figure 31. Active-Low-Reset Smart Card Reset Sequence

The following table defines the general timing requirements for the EMVSIM interface..

Ref No	Min	Max	Units
1	—	200	EMVSIMx_CLK clock cycles
2	400	40,000	EMVSIMx_CLK clock cycles
3	40,000		EMVSIMx_CLK clock cycles

Table 101. Timing Specifications, Internal Reset Card Reset Sequence

4.4.8.1.2 EMVSIM Power-Down Sequence

Following figure shows the EMV SIM interface power-down AC timing diagram. Table 102 table shows the timing requirements for parameters (SI7–SI10) shown in the figure. The power-down sequence for the EMV SIM interface is as follows:

- EMVSIMn_SIMPD port detects the removal of the Smart Card
- EMVSIMn_RST is negated
- EMVSIMn_CLK is negated
- EMVSIM_IO is negated
- EMVSIMx_VCCENy is negated

Each of the above steps requires one OSC32KCLK period (usually 32 kHz, also known as rtcclk in below figure). Power-down may be initiated by a Smart card removal detection; or it may be launched by the processor.



Figure 32. Smart Card Interface Power Down AC Timing

Table 102. Timing Requirements for Power-down Sequence

Ref No	Parameter	Symbol	Min	Max	Units
SI7	EMVSIM reset to SIM clock stop	S _{rst2clk}	0.9 × 1/ Frtcclk ¹	1.1 × 1/Frtcclk	μs
SI8	EMVSIM reset to SIM Tx data low	S _{rst2dat}	1.8 × 1/Frtcclk	2.2 × 1/Frtcclk	μs
SI9	EMVSIM reset to SIM voltage enable low	S _{rst2ven}	2.7 × 1/Frtcclk	3.3 × 1/Frtcclk	μs
SI10	EMVSIM presence detect to SIM reset low	S _{pd2rst}	0.9 × 1/Frtcclk	1.1 × 1/Frtcclk	μs

1. Frtcclk is OSC32KCLK, and this clock must be enabled during the power down sequence.

NOTE

Same timing is also followed when auto power down is initiated. See Reference Manual for reference.

4.4.8.2 USB electrical specifications

The USB electricals for the USB module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

NOTE

The IRC48M meets the USB jitter specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB jitter specifications for certification in Host mode operation.

This device does not have the USB_CLKIN signal available and therefore cannot support Host mode operation.

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μA	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	—	1.1	10	μA	
I _{DDoff}	 Quiescent current — Shutdown mode VREGIN = 5.0 V and temperature=25 °C Across operating voltage and temperature 	_	650 —	4	nA μA	
I _{LOADrun}	Maximum load current — Run mode			120	mA	
I _{LOADstby} V _{Reg33out}	Maximum load current — Standby mode Regulator output voltage — Input supply (VREGIN) > 3.6 V	_		1	mA	
	 Run mode Standby mode	3 2.1	3.3 2.8	3.6 3.6	V V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	
I _{LIM}	Short circuit current	_	290		mA	

4.4.8.3 USB VREG electrical specifications Table 103. USB VREG electrical specifications

1. Typical values assume VREGIN = 5.0 V, Temp = 25 $^{\circ}$ C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to ILoad.

4.4.8.4 LPSPI switching specifications

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all LPSPI pins.

NOTE

- Slew rate disabled pads are those pins with PORTx_PCRn[SRE] bit cleared. Slew rate enabled pads are those pins with PORTx_PCRn[SRE] bit set.
- To achieve high bit rate, it is recommended to use fast pins (PTB[2,0], PTD[7:2], PTE[12,9:8,5:1]) and/or high drive pins (PTC[12:7], PTD[11:8], PTE[11:10]).

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x t _{periph}	ns	2
3	t _{Lead}	Enable lead time	1/2	_	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	_
5	twspsck	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x t _{periph}	ns	-
6	t _{SU}	Data setup time (inputs)	18	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	—	ns	_
8	t _v	Data valid (after SPSCK edge)	_	15	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	_
10	t _{RI}	Rise time input	—	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	-
	t _{FO}	Fall time output				

Table 104. LPSPI master mode timing on slew rate disabled pads

1. f_{periph} is the LPSPI peripheral functional clock.

2. $t_{periph} = 1/f_{periph}$

Table 105. LPSPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x t _{periph}	ns	2

Table continues on the next page ...
Num.	Symbol	Description	Min.	Max.	Unit	Note
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	—
4	t _{Lag}	Enable lag time	1/2	—	t _{SPSCK}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x t _{periph}	ns	_
6	t _{SU}	Data setup time (inputs)	96	—	ns	—
7	t _{HI}	Data hold time (inputs)	0	—	ns	—
8	t _v	Data valid (after SPSCK edge)	—	52	ns	—
9	t _{HO}	Data hold time (outputs)	0	—	ns	—
10	t _{RI}	Rise time input	—	t _{periph} - 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	36	ns	—
	t _{FO}	Fall time output				

Table 105. LPSPI master mode timing on slew rate enabled pads (continued)

- 1. f_{periph} is the LPSPI peripheral functional clock
- 2. $t_{periph} = 1/f_{periph}$



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



Electrical characteristics



1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 34. LPSPI master mode timing (CPHA = 1)

Table 106. LPSPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	—	ns	2
3	t _{Lead}	Enable lead time	1	—	t _{periph}	—
4	t _{Lag}	Enable lag time	1	—	t _{periph}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	—	ns	—
6	t _{SU}	Data setup time (inputs)	2.5	—	ns	_
7	t _{HI}	Data hold time (inputs)	3.5	—	ns	_
8	t _a	Slave access time	—	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	—	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	31	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	_
12	t _{RI}	Rise time input	—	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output	1			

1. f_{periph} is the LPSPI peripheral functional clock

2. $t_{periph} = 1/f_{periph}$

3. Time to data active from high-impedance state

4. Hold time to high-impedance state

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	—	ns	2
3	t _{Lead}	Enable lead time	1	—	t _{periph}	—
4	t _{Lag}	Enable lag time	1	—	t _{periph}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	—	ns	
6	t _{SU}	Data setup time (inputs)	2	—	ns	—
7	t _{HI}	Data hold time (inputs)	7	—	ns	—
8	t _a	Slave access time	_	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	-	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	122	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	_	t _{periph} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	36	ns	—
	t _{FO}	Fall time output				

Table 107. LPSPI slave mode timing on slew rate enabled pads

1. fperiph is the LPSPI peripheral functional clock

- 2.
- $t_{periph}^{t} = 1/f_{periph}$ Time to data active from high-impedance state 3.
- 4. Hold time to high-impedance state





Electrical characteristics



Figure 36. LPSPI slave mode timing (CPHA = 1)

4.4.8.5 LPI²C

NOTE

The LPI2C async function clock must not be faster than 24 MHz.

Symbol Description Min. Max. Unit Notes f_{SCL} SCL clock frequency Standard mode (Sm) 0 100 kHz 1 Fast mode (Fm) 0 400 1, 2 Fast mode Plus (Fm+) 0 1000 1.3 Ultra Fast mode (UFm) 0 5000 1,4 0 3400 High speed mode (Hs-mode) 1, 5

 Table 108.
 LPI²C specifications

1. See General switching specifications, measured at room temperature.

- 2. Measured with the maximum bus loading of 400pF at 3.3V VDD with pull-up Rp = 580Ω on normal drive pins or 350Ω on high drive pins, and at 1.8V VDD with Rp = 880Ω . For all other cases, select appropriate Rp per I2C Bus Specification and the pin drive capability.
- Fm+ is only supported on high drive pin with high drive enabled. It is measured with the maximum bus loading of 400pF at 3.3V VDD with Rp = 350Ω. For all other cases, select appropriate Rp per I2C Bus Specification and the pin drive capability.
- 4. UFm is only supported on high drive pin with high drive enabled and push-pull output only mode. It is measured at 3.3V VDD with the maximum bus loading of 400pF. For 1.8V VDD, the maximum speed is 4Mbps.
- 5. Hs-mode is only supported in slave mode and on the high drive pins with high drive enabled.

4.4.8.6 LPUART

See General switching specifications.

4.4.8.7 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

4.4.8.7.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	-	15.5	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	-	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	19	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	26	-	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	-	ns

Table 109. I2S/SAI master mode timing



Figure 37. I2S/SAI timing — master modes

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	33	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	—	28	ns

Table 110. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

K32L3A, Rev. 1, 09/2019



Figure 38. I2S/SAI timing — slave modes

4.4.8.7.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 111. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	-	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid		—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	-	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid		—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK		—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns



Figure 39. I2S/SAI timing — master modes

Table 112. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250		ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	-	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK		-	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—		ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK		—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear





4.4.9 DC-DC Converter Recommended Electrical Characteristics

Table 113.	DC-DC Converter	Recommended	operating	conditions
------------	------------------------	-------------	-----------	------------

Characteristic	Symbol	Min	Тур	Max	Unit
DCDC Supply Voltage ^{1, 2, 3}	VDD _{DCDC_IN}	2.1	—	3.6	V
External Inductor	L_DCDC		10		μH
Inductor Resistance in Buck Mode	ESR		0.2	0.5	Ohms

- 1. The DC-DC converter generates 1.8 V at VOUT_AUX and 1.225 V at VOUT_CORE pins. VOUT_AUX can be used to power the VDDIOx and VDDA supplies.
- 2. The DCDC converter generates 1.225 V at VOUT_CORE. This can be used to power the VDD_CORE supplies. This supply must not be used to power any additional circuitry.
- 3. In Buck mode, DC-DC converter needs 2.1 V min to start, the supply can drop to 1.8 V (or VOUT_AUX target value + 50 mV; whichever is higher) after DC-DC converter settles.

Table 114.	DC-DC	Converter	Specifications
------------	-------	-----------	----------------

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
DC-DC Converter Output Power	Total power output of VOUT_AUX and VOUT_CORE	Pdcdc_out	_	_	125	mW
DC-DC Converter input voltage	—	VDCDC_IN	2.1	_	3.6	Vdc
	—	VOUT_AUX	1.800	_	2.075	Vdc
DC-DC Converter output Voltage	RUN mode	VOUT_CORE	1.225	1.225	1.325	Vdc
	HSRUN mode	VOUT_CORE	1.400	1.400	1.450	Vdc
DCDC Turn on Time	_	T _{DCDC_ON}		5 ¹		ms

Table continues on the next page...

Characteristics	Conditions	Symbol	Min	Тур	Max	Unit
VOUT_AUX Output Current	—	IOUT_AUX		_	100	mA
VOUT_CORE Output Current	—	IOUT_CORE		_	100	mA
Switching frequency	—	DCDC_FREQ		2	_	MHz
DCDC Conversion Efficiency	—	DCDC_EFF_buck	_	90%	_	
DCDC Settling Time for increasing voltage		T _{DCDC_SETTLE_buck}	—	260	—	ms/V
DCDC Settling Time for decreasing voltage		T _{DCDC_SETTLE_buck}	—	38	—	ms/V

 Table 114.
 DC-DC Converter Specifications (continued)

1. Based on LDO is on and output at 1.8 V and 1.2 V. DCDC set to 1.8 V and 1.235 V

5 Design considerations

5.1 Hardware design considerations

This device contains protective circuitry to guard against damage due to high static voltage or electric fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit.

5.1.1 Printed circuit board recommendations

- Place connectors or cables on one edge of the board and do not place digital circuits between connectors.
- Drivers and filters for I/O functions must be placed as close to the connectors as possible. Connect TVS devices at the connector to a good ground. Connect filter capacitors at the connector to a good ground.
- Physically isolate analog circuits from digital circuits if possible.
- Place input filter capacitors as close to the MCU as possible.
- For best EMC performance, route signals as transmission lines; use a ground plane directly under LQFP packages; and solder the exposed pad (EP) to ground directly under QFN packages.

5.1.2 Power delivery system

Consider the following items in the power delivery system:

• Use a plane for ground.

- Use a plane for MCU VDDIOx supply if possible.
- Always route ground first, as a plane or continuous surface, and never as sequential segments.
- Route power next, as a plane or traces that are parallel to ground traces.
- Place bulk capacitance, 10 μ F or more, at the entrance of the power plane.
- Place bypass capacitors for MCU power domain as close as possible to each VDDIOx/VSS pair, including VDDA/VSSA and VREFH/VREFL.
- The minimum bypass requirement is to place $0.1 \,\mu\text{F}$ capacitors positioned as near as possible to the package supply pins.
- It is recommended to include a filter circuit with one bulk capacitor (no less than $2.2 \ \mu\text{F}$) and one 0.1 μF capacitor at the VREGIN and VOUT33 pins to improve USB performance.
- Take special care to minimize noise levels on the VREFH/VREFL inputs. An option is to use the internal reference voltage (output 1.2 V/2.1 V typically) as the ADC reference.
- VDDIO2 is dedicated to powering PORTE.
- VDDA must be higher or equal to the greater of VDDIO1 and VDDIO2.

5.1.3 Analog design

Each ADC input must have an RC filter as shown in the following figure. The maximum value of R must be RAS max if fast sampling and high resolution are required. The value of C must be chosen to ensure that the RC time constant is very small compared to the sample period.



Figure 41. RC circuit for ADC input

High voltage measurement circuits require voltage division, current limiting, and over-voltage protection as shown the following figure. The voltage divider formed by R1 - R4 must yield a voltage less than or equal to VREFH. The current must be limited to less than the injection current limit. Since the ADC pins do not have diodes to VDD, external clamp diodes must be included to protect against transient overvoltages.



Figure 42. High voltage measurement with an ADC input

5.1.4 Digital design

Ensure that all I/O pins cannot get pulled above VDDIOx (Max I/O is VDDIOx+0.3V).

CAUTION

Do not provide power to I/O pins prior to VDDIOx, especially the RESET_b pin.

• RESET_b pin

The RESET_b pin is an open-drain I/O pin that has an internal pullup resistor. An external RC circuit is recommended to filter noise as shown in the following figure. The resistor value must be in the range of 4.7 k Ω to 10 k Ω ; the recommended capacitance value is 0.1 μ F. The RESET_b pin also has a selectable digital filter to reject spurious noise.



Figure 43. Reset circuit

When an external supervisor chip is connected to the RESET_b pin, a series resistor must be used to avoid damaging the supervisor chip or the RESET_b pin, as shown in the following figure. The series resistor value (RS below) must be in the range of 100Ω to $1 k\Omega$ depending on the external reset chip drive strength. Select the open-drain output from the supervisor chip.



Figure 44. Reset signal connection to external reset chip

• NMI pin

Do not add a pull-down resistor or capacitor on the NMI_b pin, because a low level on this pin will trigger non-maskable interrupt. When this pin is enabled as the NMI function, an external pull-up resistor (10 k Ω) as shown in the following figure is recommended for robustness.

If the NMI_b pin is used as an I/O pin, the non-maskable interrupt handler is required to disable the NMI function by remapping to another function. The NMI function is disabled by programming the FOPT[NMI_DIS] bit to zero.



Figure 45. NMI pin biasing

• Debug interface

This MCU uses the standard Arm SWD and JTAG interface protocol as shown in the following figure. While pull-up or pull-down resistors are not required (SWD_DIO has an internal pull-up and SWD_CLK has an internal pull-down), external 10 k Ω pull resistors are recommended for system robustness. The RESET_b pin recommendations mentioned above must also be considered.



Figure 46. SWD debug interface



Figure 47. JTAG debug interface

• Low leakage stop mode wakeup

Select low leakage wakeup pins (LLWU_Px) to wake the MCU from one of the low leakage stop modes (LLS/VLLSx). See K32 subfamily pinout for pin selection.

• Unused pin

Unused GPIO pins must be left floating (no electrical connections) with the MUX field of the pin's PORTx_PCRn register equal to 0:0:0. This disables the digital input path to the MCU.

If the USB module is not used, leave the USB data pins (USB0_DP, USB0_DM) floating. Connect VREGIN and VOUT to ground through a 10 k Ω resistor if the USB module is not used.

5.1.5 Crystal oscillator

This device contains one crystal oscillator, a 32 kHz oscillator for the RTC. The output of this oscillator is available for use by other modules within the device.

The oscillator has its own integrated feedback resistor and internal load capacitors as shown in the following figure. The only external components required are the crystals. The load capacitor values for the RTC oscillator are adjusted by the SCxP bits in the CR register in the RTC module.



Figure 48. Crystal connection

5.2 Software considerations

All Kinetis MCUs are supported by comprehensive NXP and third-party hardware and software enablement solutions, which can reduce development costs and time to market. Featured software and tools are listed below. Visit http://www.nxp.com/kinetis/sw for more information and supporting collateral.

Evaluation and Prototyping Hardware

• Freedom Development Platform: http://www.nxp.com/freedom

IDEs for Kinetis MCUs

- MCUXpresso IDE: kex.nxp.com
- Partner IDEs: http://www.nxp.com/kide

Development Tools

- PEG Graphics Software: http://www.nxp.com/peg
- MCUXpresso Config Tools: kex.nxp.com)

Run-time Software

• Kinetis SDK: kex.nxp.com or http://www.nxp.com/ksdk

- Kinetis Bootloader: http://www.nxp.com/kboot
- Arm embed Development Platform: http://www.nxp.com/mbed

For all other partner-developed software and tools, visit http://www.nxp.com/partners.

6 Part identification

Part numbers for the device have fields that identify the specific part. Use the values of these fields to determine the specific part.

6.1 Part number format

Part numbers for this device have the following format:

B PS C FS T SPF T PG FR S PT

Table 115.	Part number fields descriptions
------------	---------------------------------

Field	Description	Values
В	Brand	• K32
PS	Product series	• L3
С	Core	• A = M0+ and M4F
FS	Flash size	• 6 = 1.25 MB
SPF	Special feature	• 0 = Superset
Т	Temperature range (°C)	• V = -40 to 105
PG	Package	• PJ = 176 VFBGA (9 mm x 9 mm)
FR	Frequency	• 1 = 50-99 MHz
S	Silicon revision	 A = Initial mask set B = First major spin
PT	Packaging type	 R = Full reel T = Trays Z = Small reel

7 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
Rev.0	06/2019	Initial release.
Rev.1	09/2019	Added Table 68.

Table 116. Revision History

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

©2019 NXP B.V.

Document Number K32L3A Revision 1, 09/2019

